

# **CHIP SPECIFICATION TCC8801**

**High Performance and Low-Power Processor  
For Digital Media Applications**

**Rev. 1.02**

**Mar 10, 2011**

***Telechips***



**Revision History**

Date	Revision	Description
2010-07-19	1.00	* Initial release
2010-11-12	1.01	* Correct the document format.
2011-01-28	1.02	* Correct the register table.
2011-03-05	1.02	* GPIOF port multiplexing (Table 3.7 Function 7). * Update pin description. * Ball number fix GPIOA[14] F10->E10 (Table3.2). * Add GPIO Initial Status (Table3.x). * Add limitation of SD Port3 usage(Table3.7).



## TABLE OF CONTENTS

**Contents**

1 Introduction .....	1-1
1.1 TCC8801 Features .....	1-2
1.2 Applications .....	1-7
1.3 Block Diagram .....	1-8
2 Hardware Features .....	2-9
3 PIN Description .....	3-19
3.1 TCC8801 Pin Description .....	3-19
3.2 TCC8801 I/O Type .....	3-26
4 Package Information .....	4-29
4.1 Dimension .....	4-29
4.2 Ball Map .....	4-31
5 Electrical Specification .....	5-35
5.1 Absolute Maximum Ratings .....	5-35
5.2 Recommended Operating Conditions .....	5-35
5.3 Recommended Operating Frequency .....	5-36
5.4 Electrical Characteristics for Power Supply .....	5-39
5.5 Electrical Characteristics for General I/O .....	5-39
5.6 Electrical Characteristics for PLL .....	5-40
5.7 Electrical Characteristics for Video DAC .....	5-40
5.8 Electrical Characteristics for ADC(for Touch Screen) .....	5-41
5.9 Electrical Characteristics for HDMI PHY .....	5-41
5.10 Electrical Characteristics for SATA .....	5-41
5.11 Electrical Characteristics for LCD Interface .....	5-42
5.12 Electrical Characteristics for Camera Interface .....	5-44
5.13 Electrical Characteristics for External Host Interface (EHI) .....	5-45
5.14 Electrical Characteristics for SD/MMC Controller .....	5-46
5.15 Electrical Characteristics for I2C Controller .....	5-47
5.16 Electrical Characteristics for SPDI/F Transmitter .....	5-47
5.17 Electrical Characteristics for DAI(I2S) .....	5-48
5.18 Electrical Characteristics for Nand Flash Controller .....	5-49
5.19 Electrical Characteristics for UART Controller .....	5-52
5.20 Electrical Characteristics for DDR .....	5-55

**Figures**

Figure 1.1 TCC8801 Functional Block Diagram .....	1-8
Figure 2.1 Memory Organization .....	2-9
Figure 4.1 TCC8801 Package Dimension .....	4-30
Figure 4.2 TCC8801 Ball Map .....	4-33
Figure 5.1 Timing Diagram for LCD Controller .....	5-42
Figure 5.2 Timing Diagram Data Output Referenced to PXCLK .....	5-42
Figure 5.3 Timing Diagram Data Output Referenced to LCDSI .....	5-43
Figure 5.4 Timing Diagram for Camera Interface .....	5-44
Figure 5.5 Timing Diagram Data Output Referenced to CCLK .....	5-44
Figure 5.6 EHI Timing Diagram .....	5-45
Figure 5.7 Timing Diagram for SD/MMC Controller .....	5-46
Figure 5.8 Timing Diagram for I2C Controller .....	5-47
Figure 5.9 Timing Diagram for SPDI/F Transmitter .....	5-47
Figure 5.10 Timing Diagram for DAI (receiver) .....	5-48
Figure 5.11 Timing Diagram for Command Latch Enable Cycle .....	5-49
Figure 5.12 Timing Diagram for Single Address Latch Cycle .....	5-49
Figure 5.13 Timing Diagram for Linear Address Latch Cycle .....	5-49
Figure 5.14 Timing Diagram for Single Data Write Cycle .....	5-49
Figure 5.15 Timing Diagram for Linear Data Write Cycle .....	5-50
Figure 5.16 Timing Diagram for Single Data Read Cycle .....	5-50
Figure 5.17 Timing Diagram for Linear Data Read Cycle .....	5-50
Figure 5.18 Timing Diagram for TXD .....	5-52
Figure 5.19 Timing Diagram for RXD .....	5-52
Figure 5.20 Timing Diagram for TX Operation with H/W Flow Control .....	5-53
Figure 5.21 Timing Diagram for nCTS Timing Diagram .....	5-53
Figure 5.22 Timing Diagram for RX Operation with H/W Flow Control .....	5-54
Figure 5.23 Timing Diagram for nRTS Timing Diagram .....	5-54
Figure 5.24 Write Cycle Timing .....	5-55
Figure 5.25 Read Cycle Timing .....	5-55

## Tables

Table 1.1 TCC8801 Features .....	1-2
Table 2.1 Cortex-A8 Processor .....	2-9
Table 2.2 Video Controller .....	2-9
Table 2.3 Camera Interface .....	2-10
Table 2.4 Video Output Interface .....	2-11
Table 2.5 DAI/CDIF Controller .....	2-12
Table 2.6 SPDIF Controller .....	2-12
Table 2.7 External Device Interface .....	2-12
Table 2.8 USB 2.0 Host/OTG .....	2-12
Table 2.9 Nano PHY for USB2.0 Host/OTG .....	2-13
Table 2.10 External Host Interface .....	2-14
Table 2.11 SD/MMC Controller .....	2-14
Table 2.12 Memory Stick Controller .....	2-14
Table 2.13 Nand Flash Controller .....	2-15
Table 2.14 UART Interface .....	2-15
Table 2.15 GPSB Interface .....	2-15
Table 2.16 General DMA Controller .....	2-16
Table 2.17 Vectored Interrupt Controller .....	2-16
Table 2.18 Timer .....	2-16
Table 2.19 ADC .....	2-16
Table 2.20 Real Time Clock .....	2-17
Table 3.1 Power/Ground Information .....	3-19
Table 3.2 GPIOA(PWRGPA) Group I/O Pin Description .....	3-20
Table 3.3 GPIOB(PWRGPB) Group I/O Pin Description .....	3-20
Table 3.4 GPIOC(PWRGPC) Group I/O Pin Description .....	3-21
Table 3.5 GPIOD(PWRGPD/PWRGPDH) Group I/O Pin Description .....	3-21
Table 3.6 GPIOE(PWRGPE) Group I/O Pin Description .....	3-22
Table 3.7 GPIOF(PWRGPF) Group I/O Pin Description .....	3-22
Table 3.8 GPIOG(PWRGPG) Group I/O Pin Description .....	3-23
Table 3.9 ADC (PWRADC) Group I/O Pin Description .....	3-23
Table 3.10 ETC (PWRETC) Group I/O Pin Description .....	3-23
Table 3.11 OSC (PWROSC) Group I/O Pin Description .....	3-24
Table 3.12 USB2.0 OTG (PWROTG33A) Group I/O Pin Description .....	3-24
Table 3.13 USB2.0 Host (PWRUSB20H33A) Group I/O Pin Description .....	3-24
Table 3.14 USB1.1 Host (PWRUSB11H33A) Group I/O Pin Description .....	3-24
Table 3.15 RTC(PWRRTC) Group I/O Pin Description .....	3-24
Table 3.16 HDMI OSC (PWRHDMIOSC) Group I/O Pin Description .....	3-24
Table 3.17 HDMI(PWRHDMI12A) Group I/O Pin Description .....	3-24
Table 3.18 DAC(PWRADAC) Group I/O Pin Description .....	3-24
Table 3.19 MIPI (PWRMIPi) Group I/O Pin Description .....	3-25
Table 3.20 LVDS (PWRLVDS) Group I/O Pin Description .....	3-25
Table 3.21 SATA0 (PWR SATA0) Group I/O Pin Description .....	3-25
Table 3.22 SATA1 (PWR SATA1) Group I/O Pin Description .....	3-25
Table 3.23 TCC8801 I/O Type .....	3-26
Table 5.1 Recommended Operating Conditions .....	5-35
Table 5.2 Recommended Operating Frequency .....	5-36
Table 5.3 Peak Power Consumption .....	5-39
Table 5.4 DC Electrical Specification for General I/O .....	5-39
Table 5.5 DC Electrical Characteristics for PLL0/4/5 .....	5-40
Table 5.6 AC Electrical Characteristics for PLL0/4/5 .....	5-40
Table 5.7 DC Electrical Characteristics for PLL1/2/3 .....	5-40
Table 5.8 AC Electrical Characteristics for PLL1/2/3 .....	5-40
Table 5.9 DC Electrical Characteristics for DAC .....	5-40
Table 5.10 DC Electrical Characteristics for ADC .....	5-41
Table 5.11 AC Electrical Characteristics for ADC .....	5-41
Table 5.12 DC Electrical Characteristics for HDMI PHY .....	5-41
Table 5.13 AC Electrical Characteristics for HDMI Oscillator .....	5-41
Table 5.14 DC Electrical Characteristics for SATA .....	5-41
Table 5.15 AC Electrical Characteristics for SATA Oscillator .....	5-41
Table 5.16 AC Electrical Characteristics for SATA TX/RX .....	5-42
Table 5.17 Timing Parameters for Each Symbol .....	5-43
Table 5.18 I/O Function Name for Corresponding Signal Name .....	5-43
Table 5.19 Timing Parameters for Each Symbols .....	5-43
Table 5.20 Timing Parameters for Each Symbol .....	5-45
Table 5.21 I/O Function Name for Corresponding Signal Name .....	5-45
Table 5.22 Timing Parameters for Each Symbol .....	5-46

Table 5.23 Timing Parameters for Each Symbol .....	5-47
Table 5.24 Timing Parameters for Each Symbol .....	5-47
Table 5.25 Timing for DAI.....	5-48
Table 5.26 Timing Parameters for Each Symbol .....	5-51
Table 5.27 I/O Function Name for Corresponding Signal Name .....	5-51
Table 5.28 Timing Parameters for Each Symbol .....	5-52
Table 5.29 Timing Parameters for Each Symbol .....	5-52
Table 5.30 Timing Parameters for Each Symbol .....	5-53
Table 5.31 Timing Parameters for Each Symbols .....	5-54
Table 5.32 DDR Interface Timing Parameters.....	5-56





## 1 Introduction

For new, innovative user experience by PC-like web browsing, Full HD video, intuitive user interfaces, location based services, and next generation social networking applications, Telechips presents the TCC8801 multimedia application processor. The TCC8800F is built and optimized for Smart Phone, Feature Phone, PMP, Mobile TV, Portable Navigation, Set-top box, and more.

TCC8801 integrates the ARM<sup>®</sup> Cortex-A8 microprocessor core with 256KB unified L2 cache, and hardwired VPU/GPU/ISP to maximize multimedia experience at its peak level. The hardwired VPU enables 1080p full HD video encoding and decoding, and the GPU offers up to 20M polygon 3D graphic with OpenGL ES2.0 and Open VG 1.1. The ISP provides AWB, AE Control, Auto Focus, Lens Shade Corrector, Bad Pixel Correction, WDR, and etc. It can support various bases of operation systems such as Linux<sup>®</sup>, Android, and Windows<sup>®</sup> CE.

The TCC8801 is a great processor for networked devices which require the ease of connectivity functions: The USB OTG and USB OTG Host controllers will enable the data transmission between the multimedia device and storage devices. The Ethernet MAC controller provides internet connection, compliant to IEEE802.3 standard. The SATA controller powers the multimedia device to connect with HDD.

This innovative and rich feature set will expand the categories of applications yet to be imagined.

1.1 TCC8801 Features

Table 1.1 TCC8801 Features

Category	Description
<b>PROCESSORS (CORTEX-A8)</b>	<ul style="list-style-type: none"> <li>• In-order, dual-issue, superscalar microprocessor core               <ul style="list-style-type: none"> <li>- 13-stage main integer pipeline</li> <li>- 10-stage NEON media pipeline</li> <li>- Dedicated L2 cache with programmable wait states</li> <li>- Global history based branch prediction</li> </ul> </li> <li>• Works in conjunction with a power optimized load store pipeline to deliver 2.0 DMIPS/MHz for power sensitive applications</li> <li>• ARMv7 architecture compliant including               <ul style="list-style-type: none"> <li>- Thumb@-2 technology for greater performance, energy efficiency, and code density</li> <li>- NEON™ signal processing extensions to accelerate media codecs</li> <li>- Jazelle RCT Java-acceleration technology</li> <li>- TrustZone technology for secure transactions and DRM</li> </ul> </li> <li>• Integrated 256KB Unified Level 2 Cache</li> <li>• Optimized Level 1 Cache (Code:32KB, Data:32KB)</li> <li>• Dynamic Branch Prediction</li> <li>• Memory System               <ul style="list-style-type: none"> <li>- Single-cycle load-use penalty for access to the L1 cache</li> <li>- Hash array in the L1 cache limits activation of the memories to when they are likely to be needed</li> <li>- Direct interface between the integrated, configurable L2 cache and the NEON media unit for data streaming</li> <li>- Banked L2 cache design that enables only one bank at a time</li> <li>- Support for multiple outstanding transactions to the L3 memory to fully utilize the CPU</li> </ul> </li> <li>• JTAG debug interface and ETM Trace Port</li> </ul>
<b>MEMORY ORGANIZATION</b>	<ul style="list-style-type: none"> <li>• <b>Internal(On-Chip) Memory</b> <ul style="list-style-type: none"> <li>- 32KB Boot-ROM (EHI, NAND, USB Boot with security and etc.)</li> <li>- 80 KB Internal SRAM</li> </ul> </li> <li>• <b>External(Off-Chip) Memory<sup>1</sup></b> <ul style="list-style-type: none"> <li>- LPDDR SDRAM : up to 200MHz(400Mbps)</li> <li>- LPDDR2 SDRAM : up to 400MHz(800Mbps)</li> <li>- DDR2 SDRAM : up to 400MHz(800Mbps)</li> <li>- DDR3 SDRAM : up to 400MHz(800Mbps)</li> </ul> </li> <li>- LPDDR/LPDDR2/DDR2 SDRAM : Support 16/32 bit data bus</li> <li>- DDR3 SDRAM : Support 32 bit data bus</li> </ul>
<b>VIDEO CODEC</b>	<ul style="list-style-type: none"> <li>• <b>Decompressor<sup>2</sup> (Decoder) – up to 30fps @ Full-HD (1920x1080)</b> <ul style="list-style-type: none"> <li>• H.263               <ul style="list-style-type: none"> <li>- Up to Baseline Profile + AnnexI,J,K(RS=0 and ASO =0),T</li> <li>- Including Sorenson Spark</li> <li>- Max. bitrate : up to 30Mbps</li> </ul> </li> <li>• MPEG 1/2               <ul style="list-style-type: none"> <li>- Up to Main Profile @ High Level</li> <li>- Max. bitrate : up to 80Mbps</li> </ul> </li> <li>• MPEG4-ASP               <ul style="list-style-type: none"> <li>- Up to Advanced Simple Profile Including DivX 3.x/4.x/5.x/6.x</li> <li>- Max. bitrate : up to 35Mbps</li> </ul> </li> <li>• MPEG4-AVC(H.264)               <ul style="list-style-type: none"> <li>- Up to High Profile @ Level 5.1</li> <li>- Max. bitrate : up to 40Mbps</li> </ul> </li> <li>• VC-1               <ul style="list-style-type: none"> <li>- Up to Advanced Profile @ Level 3.0</li> <li>- Max. bitrate : up to 45Mbps</li> </ul> </li> </ul> </li> </ul>

<sup>1</sup> The maximum memory clock is dependent on the operation voltage. Refer to Electrical specification

<sup>2</sup> The performance of the video decoding can be limited by the overall system bus traffic

	<ul style="list-style-type: none"> <li>• RV <ul style="list-style-type: none"> <li>- Real Video 10 ( Backward Compatible for RV 8/9)</li> <li>- Max. bitrate : up to 30Mbps</li> </ul> </li> <li>• AVS <ul style="list-style-type: none"> <li>- Jizhun Profile @ L6.2</li> <li>- Max. bitrate : up to 40Mbps</li> </ul> </li> <li>• MJPEG/JPEG <ul style="list-style-type: none"> <li>- Up to 32M pixel/s</li> <li>- Max Image Size : 8192 x 8192</li> </ul> </li> <li>▪ <b>Compressor<sup>3</sup> (Encoder) – up to 24fps ~ 30 fps @FHD(1920x1080)</b> <ul style="list-style-type: none"> <li>• H.263 : up to 30fps @ FHD(1920x1080p)</li> <li>• MPEG4-ASP : up to 30fps @ FHD(1920x1080p)</li> <li>• H.264 : up to 24fps ~ 30 fps @ FHD(1920x1080p)</li> <li>• MJPEG/JPEG : up to 32M pixel/s (Max 4096x4096)</li> </ul> </li> </ul>
<b>GRAPHIC ENGINE</b>	<ul style="list-style-type: none"> <li>▪ <b>2D/3D Graphic</b> <ul style="list-style-type: none"> <li>• High Geometry and Pixel Processing</li> <li>• Up to 20M polygon<sup>4</sup></li> <li>• Full OpenVG v1.1 Support <ul style="list-style-type: none"> <li>- Lines, Squares, Triangles, Points</li> <li>- Vector Graphics</li> <li>- ROP 3/4</li> <li>- Arbitrary Rotation / Scaling</li> <li>- Alpha Blending</li> <li>- Multitexture BitBLT</li> </ul> </li> <li>• Full OpenGL ES v2.0, v1.x Support <ul style="list-style-type: none"> <li>- 4X /16X FSAA</li> <li>- Flat/Gouraud Shading</li> <li>- Perspective Correct Texturing</li> <li>- Point Sampling/Bilinear/Trilinear Filtering</li> <li>- Mipmapping</li> <li>- Multi Texturing</li> <li>- Dot3 Bump Mapping</li> <li>- Alpha Blending</li> <li>- Stencil Buffering (4-bit)</li> <li>- JSR 184</li> <li>- Point Sprites</li> <li>- 2 bit per pixel Texture Compressing (FLXTC)</li> <li>- 4 bit per pixel Texture Compressing (ETC)</li> </ul> </li> </ul> </li> <li>▪ <b>Overlay Mixer</b> <ul style="list-style-type: none"> <li>- 8bpp (RGB332)</li> <li>- RGB (444, 454, 555, 565, 666, 888)</li> <li>- Alpha-RGB (444, 454, 555, 666, 888)</li> <li>- Sequential YUV (444, 422)</li> <li>- Separated YUV (444, 440, 422, 420, 411, 410)</li> <li>- Interleaved YUV (422, 420)</li> <li>- BitBLT (16 Raster Operations)</li> <li>- 3 Channel Source Mirror/Flip/90° , 180° , 270° Rotate</li> <li>- 1 Channel Destination Mirror/Flip/90° , 180° , 270° Rotate</li> <li>- 3 Channel Arithmetic Operation</li> <li>- 3 Channel YCbCr-to-RGB Color Space Converting</li> <li>- Overlay and Alphablending (2 overlay, 256-level alphablending)</li> <li>- Color LUT</li> <li>- Dithering</li> </ul> </li> </ul>
<b>IMAGE ENHANCEMENT</b>	<ul style="list-style-type: none"> <li>• <b>Histogram Measurement</b> <ul style="list-style-type: none"> <li>- Analyze the Luminance Components</li> <li>- Multi-frames Average Mode</li> <li>- User-defined Pixel Segments Support</li> </ul> </li> </ul>

<sup>3</sup> The performance of the video encoding can be limited by the overall system bus traffic

<sup>4</sup> The performance of the polygon processing can be limited by the overall system bus traffic

	<ul style="list-style-type: none"> <li>• <b>Contrast Enhancement</b> <ul style="list-style-type: none"> <li>- User-defined Scaling Segments</li> <li>- Multi-frames Average Mode</li> </ul> </li> <li>• <b>De-Interlacer</b> <ul style="list-style-type: none"> <li>- Motion-adaptive and Pixel-based Processing</li> <li>- Film-mode Detection</li> <li>- Simple Edge-oriented Mode</li> <li>- Advanced Spatial-Temporal Mode</li> </ul> </li> <li>• <b>Noise Reduction</b> <ul style="list-style-type: none"> <li>- Directional-Smoothing Filter</li> <li>- Temporal-Recursive Filter</li> <li>- Noise Estimation</li> </ul> </li> <li>• <b>Sharpness</b> <ul style="list-style-type: none"> <li>- Spatial High-pass Filter</li> </ul> </li> </ul>
<p><b>DISPLAY INTERFACE</b></p>	<ul style="list-style-type: none"> <li>▪ <b>Display Controller</b> <ul style="list-style-type: none"> <li>• 2 Display Controllers <ul style="list-style-type: none"> <li>- Controller 0 has 4 image channels</li> <li>- Controller 1 has 4 image channels</li> <li>- Progressive or Interlaced Digital Video Output</li> <li>- 4 Channel Overlay / Chroma-Keying / Alpha-blending</li> <li>- Gamma Correction</li> <li>- Look-up table for Indexed or RGB Color</li> <li>- Contrast, Brightness, Hue Function Supported.</li> </ul> </li> </ul> </li> <li>▪ <b>Supported Output Media</b> <ul style="list-style-type: none"> <li>- TFT-LCD</li> <li>- HDMI Output : up to 1920x1080p</li> <li>- Composite TV-Out ( NTSC/PAL ) : NTSC(720x480), PAL(720x576)</li> <li>- LVDS Output</li> <li>- MIPI DSI</li> </ul> </li> <li>▪ <b>Dual-Display Supported<sup>5</sup></b> <ul style="list-style-type: none"> <li>- Two types of supported media</li> <li>- CPU Type Main/Sub LCD : Time Shared</li> </ul> </li> </ul>
<p><b>CAMERA INTERFACE</b></p>	<ul style="list-style-type: none"> <li>•* <b>Camera I/F (parallel)</b> <ul style="list-style-type: none"> <li>- CCIR-601/656 Interface</li> <li>- Camera Input Supported</li> <li>- 1 Channel Overlay / Chroma-Keying</li> <li>- Image Effect(Gray/Negative/Sepia/Emboss/Sketch &amp; ETC. )</li> <li>- Up-scaling (x4), Down-scaling(x1/1024: X/32, Y/32)</li> </ul> </li> <li>• <b>Image Signal Processing (ISP)</b> <ul style="list-style-type: none"> <li>- Bad pixel detection and correction</li> <li>- Lens shade correction, separate for R, G and B</li> <li>- Auto focus measurement</li> <li>- Auto white balancing</li> <li>- CAC feature</li> <li>- Auto exposure support by brightness measurement</li> <li>- Histogram calculation</li> <li>- Black level compensation</li> <li>- Enhanced color interpolation (RGB Bayer demosaicing)</li> <li>- Sharpening / blurring / noise filter</li> <li>- Color correction matrix (cross talk matrix)</li> </ul> </li> <li>• <b>MIPI CSI 4-lane</b></li> </ul>

<sup>5</sup> The maximum resolution and combination of image channels can be determined by the the overall system bus traffic

<b>TOUCH ADC</b>	<ul style="list-style-type: none"> <li>• <b>Touch Screen Interface</b> <ul style="list-style-type: none"> <li>- 10/12 bits 16CH ADC</li> <li>- Dedicated 4 ch analog input for touch screen I/F</li> <li>- Shared 12 Channel analog input for general purpose<sup>6</sup></li> </ul> </li> </ul>
<b>AUDIO</b>	<ul style="list-style-type: none"> <li>• <b>Dual-I2S Master &amp; Slave Interface</b> <ul style="list-style-type: none"> <li>- Simultaneous 7.1 Channel &amp; 2 Stereo channel supported</li> </ul> </li> <li>• <b>SPDIF Transmitter/Receiver</b> <ul style="list-style-type: none"> <li>- 5.1 Channel Supported</li> <li>- Support Tx 2 Channel or Tx 1 Channel and SPDIF Rx 1Channel</li> </ul> </li> <li>• <b>CD I/F</b> <ul style="list-style-type: none"> <li>- I2S Slave Interface</li> <li>- Up to 2 Channel</li> </ul> </li> </ul>
<b>STORAGE INTERFACE</b>	<ul style="list-style-type: none"> <li>• <b>NAND Flash Interface</b> <ul style="list-style-type: none"> <li>- 8 Bits / 16 Bits / 32 bits</li> <li>- Support 4 CS I/F</li> <li>-</li> </ul> </li> <li>• <b>SD/MMC Controller</b> <ul style="list-style-type: none"> <li>- SD, MMC/eMMC, SDIO</li> <li>- Up to 4 Channels (4 independent SD/MMC controller)</li> </ul> </li> <li>• <b>Memory Stick Pro/Pro-HG Supported</b></li> <li>• <b>S-ATA Interface (2ch Host or Device)</b> <ul style="list-style-type: none"> <li>• <b>S-ATA AHCI</b> <ul style="list-style-type: none"> <li>- Generation 1 : 1.5Gbps</li> <li>- Generation 2 : 3.0Gbps (TBD)</li> </ul> </li> <li>• <b>S-ATA Device</b> <ul style="list-style-type: none"> <li>- Generation 1 : 1.5Gbps</li> <li>- Generation 2 : 3.0Gbps (TBD)</li> </ul> </li> </ul> </li> </ul>
<b>HOST INTERFACE</b>	<ul style="list-style-type: none"> <li>• <b>EHI(External Host Interface)</b> <ul style="list-style-type: none"> <li>- 8, 16bits, 18bits</li> <li>- 2 Channels</li> <li>- Bypass to LCD Port (CPU Type)</li> </ul> </li> </ul>
<b>STREAMING INTERFACE</b>	<ul style="list-style-type: none"> <li>• <b>TS Interface</b> <ul style="list-style-type: none"> <li>- 2 Channel TS serial/parallel interfaces (up to 8bit)</li> </ul> </li> <li>• <b>TS Demux</b> <ul style="list-style-type: none"> <li>- 128 PID filtering &amp; Descrambling (AES, DES, MULTI2, DVB-CSA)</li> </ul> </li> </ul>
<b>HIGH SPEED INTERFACE</b>	<ul style="list-style-type: none"> <li>• USB 2.0 OTG 1 Channel Interface</li> <li>• USB HS Host 1 Channel Interface</li> <li>• USB FS Host 1 Channel Interface</li> <li>• PCI-Express x1 Interface</li> </ul>
<b>NETWORK INTERFACE</b>	<ul style="list-style-type: none"> <li>• <b>Ethernet MAC controller</b> <ul style="list-style-type: none"> <li>- IEEE 802.3-compliant MII/GMII</li> <li>- Support RGMII specification form HP/Marvell</li> </ul> </li> </ul>
<b>SECURITY</b>	<ul style="list-style-type: none"> <li>• <b>AES</b> <ul style="list-style-type: none"> <li>- key length 128/192/256 bit</li> </ul> </li> </ul>

<sup>6</sup> The usage of 12 ch analog inputs is restricted by the port configuration because the analog inputs are shared with digital signals

	<ul style="list-style-type: none"><li>• <b>DES</b><ul style="list-style-type: none"><li>- single/double DES</li><li>- triple DES (2 key/3 key)</li></ul></li><li>• <b>MULTI2</b></li><li>• <b>DVB-CSA</b></li></ul>
<b>PERIPHERALS</b>	<ul style="list-style-type: none"><li>• <b>UART</b><ul style="list-style-type: none"><li>- Up to 6 Channels</li></ul></li><li>• <b>I2C</b><ul style="list-style-type: none"><li>- Up to 4 Channel for I2C compatible interface</li><li>- Configurable master/slave</li></ul></li><li>• <b>GPSB(General Purpose Serial-Bus – Master/Slave)</b><ul style="list-style-type: none"><li>- Up to 6 Channels</li></ul></li><li>• <b>Infra-Red Remote Receiver</b></li><li>• <b>PWM generator</b><ul style="list-style-type: none"><li>- Up to 4 Channel</li></ul></li><li>• <b>Timers</b><ul style="list-style-type: none"><li>- Four 16-bit timers, two 20-bit timers</li><li>- One 32-bit timer</li></ul></li><li>• <b>General DMA controller</b><ul style="list-style-type: none"><li>- 12 Channels</li></ul></li></ul>
<b>PMU</b>	<ul style="list-style-type: none"><li>• <b>RTC</b><ul style="list-style-type: none"><li>- Power-Down Mode &amp; Auto-wakeup</li></ul></li><li>• <b>Power Gating</b><ul style="list-style-type: none"><li>- Internal power island for saving the current consumption.</li></ul></li></ul>
<b>PROCESS</b>	<ul style="list-style-type: none"><li>• 45nm Low-Power CMOS</li></ul>

## 1.2 Applications

Category	Description
Mobile Application Processor	<ul style="list-style-type: none"><li>• Smart-Phone Application</li><li>• Support of all the Mobile / Digital broadcasting services<ul style="list-style-type: none"><li>- T-DMB/S-DMB/DVB-H/ CMMB / ATSC-MH</li><li>- DVB-T / DTTB</li></ul></li><li>• Support of Touch Screen Controller</li><li>• Low-power consumption for power-down mode</li></ul>
Mobile Co-processor	<ul style="list-style-type: none"><li>• Mobile-TV Solution</li><li>• Mobile Multimedia Co-Processor</li></ul>
Portable Devices	<ul style="list-style-type: none"><li>• High quality Multimedia Player</li><li>• Low cost PDA application</li><li>• Multimedia Host Player</li></ul>
Portable Navigation	<ul style="list-style-type: none"><li>• 2D/3D Navigation</li><li>• Navigation with A/V System and D-TV</li></ul>
CAR	<ul style="list-style-type: none"><li>• Car Navigator</li><li>• Multimedia Play</li><li>• Multimedia Host Player</li></ul>
TV	<ul style="list-style-type: none"><li>• IP and Cable STB</li></ul>

### 1.3 Block Diagram




Figure 1.1 TCC8801 Functional Block Diagram



## 2 Hardware Features

Table 2.1 Cortex-A8 Processor

Cortex-A8	Key Features
Cache Organizations	<ul style="list-style-type: none"> <li>• 32KBs/32KBs I/D L1 Caches</li> <li>• 256KBs Unified L2 Caches</li> <li>• I/D MMU Supported</li> <li>• Java Accelerator</li> </ul>
Debug Interface	<ul style="list-style-type: none"> <li>• JTAG</li> </ul>

Memory Map	Description
0x00000000	<ul style="list-style-type: none"> <li>• This region is remapped to as follows.               <ol style="list-style-type: none"> <li>1) If Remap is 00b, On-chip Boot-ROM</li> <li>2) If Remap is 01b, On-chip SRAM</li> <li>3) If Remap is 10b, Off-chip DRAM</li> <li>4) If Remap is 11b, Off-chip NOR .</li> </ol> </li> </ul>
0x10000000	Internal SRAM (80 KB)
0x20000000	MMU Virtual Table (Do not use this area)
0x30000000	Internal Boot ROM (32 KB)
0x40000000 ~ 0xBFFFFFFF	External DDR SDRAM
0xF0000000 ~ 0xFFFFFFFF	Assigned to on-chip peripherals

Figure 2.1 Memory Organization

Table 2.2 Video Controller

Video Codec	Key Features
Encoder	<ul style="list-style-type: none"> <li>• <b>H.264 Encoding</b> <ul style="list-style-type: none"> <li>- 24 ~ 30 fps@ Full-HD Resolution (1920x1280p)</li> </ul> </li> <li>• <b>MPEG-4-ASP Encoding</b> <ul style="list-style-type: none"> <li>- 30fps @ Full-HD Resolution (1920x1280p)</li> </ul> </li> <li>• <b>H.263 Encoding</b> <ul style="list-style-type: none"> <li>- 30fps @ Full-HD Resolution (1920x1280p)</li> </ul> </li> </ul>
Decoder	<ul style="list-style-type: none"> <li>• <b>H.264 Decoding</b> <ul style="list-style-type: none"> <li>- 30fps @ Full-HD Resolution</li> </ul> </li> <li>• <b>MPEG4-ASP Decoding</b> <ul style="list-style-type: none"> <li>- 30fps @ Full-HD Resolution</li> </ul> </li> <li>• <b>H.263 Decoding</b> <ul style="list-style-type: none"> <li>- 30fps @ Full-HD Resolution</li> </ul> </li> <li>• <b>VC-1 Decoding</b> <ul style="list-style-type: none"> <li>- 30fps @ Full-HD Resolution</li> </ul> </li> <li>• <b>RV Decoding</b> <ul style="list-style-type: none"> <li>- 30fps @ Full-HD Resolution</li> </ul> </li> </ul>

**Table 2.3 Camera Interface**

CAMERA I/F	Key Features
<p><b>Various Input Formats</b></p>	<ul style="list-style-type: none"> <li>• CCIR601/656 4:2:2</li> <li>• Down Scaling for Preview Display : up to X/32, Y/32</li> <li>• Change the Image size and windowing.</li> <li>• Support the master clock for camera module.</li> </ul>
<p><b>Camera Processing Functions</b></p>	<ul style="list-style-type: none"> <li>• Reconfigurable Packing the Pixel Data</li> <li>• Dispatching the Pixel Data into Y/Cb/Cr</li> <li>• Horizontal and Vertical Window Clipping</li> <li>• Overlaying the Background Frame for Still or Moving Pictures                             <ul style="list-style-type: none"> <li>- Chroma-Keying</li> <li>- Alpha-blending (0%, 25%, 50%, 75%, 100%, XOR)</li> </ul> </li> <li>• Support the Master Clock for Camera Module → w/o External Oscillator</li> </ul>
<p><b>Maximum Resolutions</b></p>	<ul style="list-style-type: none"> <li>• up to 120MHz<sup>7</sup> for Still Image<sup>8</sup></li> </ul>

7 The maximum frequency can be limited by the timing specification of the camera sensor or external device.

8 The maximum resolution can be limited by the system configuration.

Table 2.4 Video Output Interface

Video Output Interface	Key Features
<b>Color TFT LCD</b>	<ul style="list-style-type: none"> <li>• Various type image sources               <ul style="list-style-type: none"> <li>- RGB565, RGB555, RGB666, RGB24, YCbCr4:2:0, YCbCr4:2:2</li> </ul> </li> <li>• Various type YCbCr4:2:0 and YCbCr4:2:2 to RGB converter</li> <li>• Parallel 24bits and 18bits pixel data output</li> <li>• 6(R):6(G):6(B)bits and 8(R):8(G):8(B)bits pixel data output</li> </ul>
<b>Mono/Color STN LCD</b>	<ul style="list-style-type: none"> <li>• Mono: 1, 2, 4bpp image source</li> <li>• Color: 8(332), 12(444), 555, 565 bpp image source</li> <li>• 4 and 8-bit pixel data interface</li> </ul>
<b>NTSC/PAL Encoder Interface</b>	<ul style="list-style-type: none"> <li>• CCIR601/656 interlace/non-interlace</li> <li>• RGB to YCbCr4:2:2 converter</li> </ul>
<b>NTSC/PAL composite output</b>	<ul style="list-style-type: none"> <li>• Supports all NTSC and PAL formats (NTSC-M/4.43, PAL-B/D/G/H/I/M/N/Combination N)</li> </ul>
<b>LVDS Output</b>	<ul style="list-style-type: none"> <li>• Features               <ul style="list-style-type: none"> <li>- Output clock range : 30M to 80MHz</li> <li>- 35:7 data channel compression up to 560Mbps on each LVDS channel</li> <li>- Falling clock edge data strobe</li> <li>- 6 LVDS output channels (5 data, 1 clock channel)</li> </ul> </li> </ul>
<b>HDMI Output<sup>9</sup></b>	<ul style="list-style-type: none"> <li>• The supported formats are               <ul style="list-style-type: none"> <li>- 1920x1080p @ 60Hz</li> <li>- 1920x1080i @ 30Hz</li> <li>- 1280x720p @ 30Hz</li> <li>- 720x480i @ 60Hz</li> <li>- 720x480p @ 60Hz</li> <li>- etc.</li> </ul> </li> </ul>
<b>Image Processing</b>	<ul style="list-style-type: none"> <li>• OSD/Overlay: can mix up to 3 image sources.               <ul style="list-style-type: none"> <li>- Channel 0 /Channel 1 has the 3 overlay channels.</li> <li>- Chroma-keying</li> <li>- 256 level Alpha-blending</li> <li>- Contrast/Brightness/Hue Control</li> <li>- Simple Gamma Correction Supported</li> <li>- LUT for each image channels</li> </ul> </li> <li>• Virtual Window: Panning / Sliding the Window</li> <li>• Subsampling: 1/2, 1/3, 1/4, 1/8</li> <li>• Duplication: x2, x3, x4, x8</li> </ul>

<sup>9</sup> The maximum resolution can be limited by the system configuration.

**Table 2.5 DAI/CDIF Controller**

I2S (DAI/CDIF)	Key Features
<b>DAI (Digital Audio Interface)</b>	<ul style="list-style-type: none"> <li>• System clock: 256fs, 384fs, 512fs.</li> <li>• Maximum 7.1 channel supported</li> <li>• 7.1/Stereo dual-channel supported</li> <li>• Support of Master/Slave Mode with Reconfigurable Clock Polarity</li> <li>• Wide Range of Sampling Frequency in Audio application : 8kHz, 16kHz, 11.05kHz, 24kHz, 32kHz 44.1kHz, 48kHz</li> <li>• Supports the I2S (MSB Justified Mode )</li> <li>• Controls the Digital Audio Volume over the range 0dB to -90dB</li> <li>• Using 2 Double Buffers for Audio I/O Data</li> </ul>
<b>CDIF (CD Interface)</b>	<ul style="list-style-type: none"> <li>• CD Interface for Feasible Implementation of CD Application</li> <li>• Slave Mode</li> <li>• I2S (LSB Justified Mode)</li> </ul>

**Table 2.6 SPDIF Controller**

SPDIF	Key Features
<b>General Features</b>	<ul style="list-style-type: none"> <li>• Transmitter/Receiver Included</li> <li>• Bit Rate is 64 times the sampling frequency</li> <li>• Configurable 16/24 Bits Mode</li> </ul>
<b>Maximum Operating Frequency</b>	<ul style="list-style-type: none"> <li>• 24MHz Output Data-Rate</li> <li>- SPDIF Clock = 12.288MHz, Ratio = 1</li> <li>- 3.072Mbps / 48kHz (Data Rate)</li> </ul>

**Table 2.7 External Device Interface**

External Device Interface	Key Features
<b>Static Memory Controller</b>	<ul style="list-style-type: none"> <li>• Support of 4 Types Static Memory (NAND/IDE/ROM/SRAM)</li> <li>• Controllable Setup / Pulse Width / Hold Time</li> <li>• 8/16 Bits Width</li> </ul>

**Table 2.8 USB 2.0 Host/OTG**

USB 2.0 Host/OTG	Key Features
<b>General Feature</b>	<ul style="list-style-type: none"> <li>• Compliant USB2.0 Specification</li> <li>• Support Interrupt, Bulk Transfer</li> <li>• Support FS/HS dual mode operation</li> <li>• 16bit interface</li> <li>• FIFO size configuration</li> </ul>
<b>USB DMA</b>	<ul style="list-style-type: none"> <li>• 3 Channel Scattered DMA (EP1,EP2,EP3)</li> <li>• Support 16/32bit MCU interface</li> <li>• Single / Fly mode</li> <li>• 4x32 FIFO for Each Endpoint</li> </ul>
<b>PHY Interface</b>	<ul style="list-style-type: none"> <li>• On-Chip UTMI PHY Parallel Interface</li> </ul>
<b>Maximum Operating Frequency</b>	<ul style="list-style-type: none"> <li>• 12 External Oscillator (Main Oscillator)</li> <li>• 30MHz with 16bits parallel interface</li> </ul>

Table 2.9 Nano PHY for USB2.0 Host/OTG

UTMI PHY	Key Features
<b>Supported Specification</b>	<ul style="list-style-type: none"> <li>Compliant with USB 2.0 Transceiver Macrocell Interface Spec. Ver-1.04</li> </ul>
<b>General Features</b>	<ul style="list-style-type: none"> <li>480Mbps High Speed / 12Mbps Full Speed, FS Only, 1.5Mbps Low Speed</li> <li>Separate 8/16 bit Unidirectional Parallel Interface</li> <li>Dual-Mode Device Support (HS/FS)</li> <li>Data and Clock Recovery from Serial Data on the USB Connector</li> <li>SYNC/End-Of-Packet Generation and Checking</li> <li>Bit Stuffing and unstuffing, Bit-stuffing Error Detection</li> <li>NRZI Encoding/Decoding</li> <li>Support of Suspend, Resume, Remote Wakeup Operations</li> <li>Integrated HS and FS Termination and Signaling Switching</li> <li>On-Chip PLL for 480Mbps</li> <li>Low Power Dissipation while Active, Idle, or on Standby</li> </ul>
<b>System Features</b>	<ul style="list-style-type: none"> <li>45-ohm Termination / 1.5k Pull-up 15k Pull-down Integrated</li> <li>Minimal External Components – Single Resistor</li> </ul>
<b>Maximum Operating Frequency</b>	<ul style="list-style-type: none"> <li>up to 480MHz</li> </ul>

**Table 2.10 External Host Interface**

<b>EHI</b>	<b>Key Features</b>
<b>SRAM Type Interface</b>	<ul style="list-style-type: none"> <li>• 68/80 Series Interface with 8/16 Bit Width</li> <li>• Burst Transfer and Address Auto-Increment</li> <li>• Internal Interrupt Generation by an External Host Device</li> <li>• Semaphore Register for Improving Data Transfer Efficiency</li> <li>• READY can be Checked via Status Register and Pin.</li> <li>• LOCK MODE: External Host Device can Occupy System bus without any Handover.</li> </ul>
<b>Host Booting Procedure</b>	<ul style="list-style-type: none"> <li>• Configures 8/16 Bits Host Booting Mode</li> <li>• Host Downloads the Program into On-Chip SRAM or Off-Chip Memory</li> <li>• Restarts with Downloaded Program Code</li> </ul>
<b>Peak Access Bandwidth</b>	<ul style="list-style-type: none"> <li>• 8 Bits Configuration : 20MB/s</li> <li>• 16 Bits Configuration : 40MB/s</li> </ul>

**Table 2.11 SD/MMC Controller**

<b>SD/MMC</b>	<b>Key Features</b>
<b>Supported Specification</b>	<ul style="list-style-type: none"> <li>• SD ver.3.0</li> <li>• SDIO ver.2.0</li> <li>• eMMC ver.4.4 (Support booting from eMMC 4.4 Card)</li> </ul>
<b>General Features</b>	<ul style="list-style-type: none"> <li>• Automatic CRC Generation &amp; Checking the Data/Command</li> <li>• Data transmit/receive FIFO (32bits x 8)</li> <li>• Supported SD/MMC Mode                             <ul style="list-style-type: none"> <li>- 1 Bit Serial or 4 Bit Parallel SD</li> <li>- 1 Bit Serial for MMC</li> <li>- 4/8 Bits Parallel Transfer</li> </ul> </li> <li>• External DMA Handshaking for Burst &amp; Fast Transfer</li> </ul>
<b>Maximum Frequency</b>	<ul style="list-style-type: none"> <li>• up to 50MHz (TBD)<sup>10</sup></li> <li>• Clock generation block Inside</li> </ul>

**Table 2.12 Memory Stick Controller**

<b>Memory Stick</b>	<b>Key Features</b>
<b>Supported Specifications</b>	<ul style="list-style-type: none"> <li>• Memory Stick Ver.1.x</li> <li>• Memory Stick Pro</li> <li>• Memory Stick Pro-HG</li> </ul>
<b>General Features</b>	<ul style="list-style-type: none"> <li>• Data transmit/receive FIFO (64bits x 4)</li> <li>• External DMA Handshaking for Burst &amp; Fast Transfer</li> </ul>
<b>Maximum Operating Frequency</b>	<ul style="list-style-type: none"> <li>• Memory Stick serial clock (Serial : 20MHz, Parallel : 40MHz)</li> </ul>

<sup>10</sup> The maximum operating frequency for storage devices can be limited by the system configuration and corresponding interface ports.

Table 2.13 Nand Flash Controller

NAND I/F	Key Features
NAND I/F	<ul style="list-style-type: none"> <li>• Automatic Detection of External READY Signal</li> <li>• Configurable Cycle Times based-on Bus Frequency</li> <li>• 8bit, 16bit, 32bit Interface to Buffer Memory</li> <li>• 16x32bits FIFO Included</li> <li>• External DMA Handshaking for Burst and Fast Transfer</li> <li>• Dedicated DMA for Burst and Fast Transfer</li> <li>• Dedicated MEMORY(2048Bytes) for system related data and ECC</li> </ul>
External Configuration	<ul style="list-style-type: none"> <li>• 1 NAND - Single 8 bit NAND / Single 16bit NAND</li> <li>• 2 NAND - Double Series 8 bit NAND / Double Series 16 Bit NAND</li> <li>• 4 NAND - Double Series 16 bit NAND &amp; Quad Series 8 Bit NAND</li> </ul>
SLC	<ul style="list-style-type: none"> <li>• 2 Bit Error Detection &amp; 1 Bit Error Correction per 256 bytes.</li> </ul>
MLC	<ul style="list-style-type: none"> <li>• 4/6/12/16/24 Bit Error Detection/Correction Based on BCH Algorithm</li> <li>• 8x32bits FIFO</li> </ul>

Table 2.14 UART Interface

UART	Key Features
General Features	<ul style="list-style-type: none"> <li>• 16 bytes TX/RX FIFO</li> <li>• Support of Hardware Flow Control ( CTS/RTS )</li> <li>• 16 bits clock divider</li> <li>• 16C550 Compatible Core</li> <li>• Smart Card Interface</li> </ul>
Maximum Operating Frequency	<ul style="list-style-type: none"> <li>• Baud Rate Clock ( 3MHz ← 48MHz / 16 )</li> </ul>

Table 2.15 GPSB Interface

GPSB	Key Features
General Feature	<ul style="list-style-type: none"> <li>• MSB / LSB Selection mode</li> <li>• Support Variable transfer (1~16bit)</li> <li>• Clock frequency/ Polarity selection mode</li> <li>• Support configurable Frame signal mode</li> </ul>
Maximum Operating Frequency	<ul style="list-style-type: none"> <li>• 60MHz for slave only</li> <li>• 30MHz for master mode</li> </ul>

**Table 2.16 General DMA Controller**

General DMA	Key Features
<b>General Features</b>	<ul style="list-style-type: none"> <li>• 12-Channel DMA</li> <li>• Dedicated Bus Interface for Various Storage Interface Controllers</li> <li>• Support of Byte/Half-word/Word Transfer</li> <li>• Support of Circular Buffer Interface</li> <li>• Masking of the Source/Destination Address Bits</li> <li>• 1/2/4/8 Burst Transfers</li> <li>• Byte Swapping Function</li> <li>• Support of Single/Continuous/Burst Mode</li> <li>• 8x32bits FIFO Included</li> </ul>
<b>DMA Request/Acknowledge</b>	<ul style="list-style-type: none"> <li>• External DMA Request/Acknowledge</li> <li>• Interfacing the On-chip Storage Controllers</li> </ul>
<b>Inter-channel Arbitration</b>	<ul style="list-style-type: none"> <li>• Configurable Priority for Each Channel</li> <li>• Round-robin Arbitration / Fixed Priority Arbitration</li> </ul>

**Table 2.17 Vectored Interrupt Controller**

VPIC	Key Features
<b>General Features</b>	<ul style="list-style-type: none"> <li>• 64 Individual Interrupt Sources</li> <li>• FIQ/IRQ Configurable</li> <li>• Priority Reconfigurable for Each Interrupt Sources</li> <li>• Polarity Controllable</li> <li>• Edge/Level Sensitivity Controllable</li> <li>• Dual/Single Edge Controllable when Edge Sensitivity Selected</li> </ul>
<b>Vectored Interrupt Handler</b>	<ul style="list-style-type: none"> <li>• Vector ID Returned for Fast Handling</li> <li>• Vector ID is one of 0 ~ 63</li> <li>• 64x32 Vector Table Needed for Vector Handler on On-Chip Memory</li> </ul>

**Table 2.18 Timer**

TIMER & WDT	Key Features
<b>Timer Counters</b>	<ul style="list-style-type: none"> <li>• Four 16-bit timers with PWM output/counters, two 20-bit timers, and one 32-bit timer</li> <li>• External Event Counter</li> <li>• Stop Mode / Free Running Mode</li> <li>• Various Clock Sources ( PLL outputs ~ Divided Sub-Clock )</li> <li>• PWM Functions → TREFn, TMREFn</li> </ul>
<b>Watchdog Timers</b>	<ul style="list-style-type: none"> <li>• Watchdog Timer Interrupt / Reset</li> </ul>

**Table 2.19 ADC**

TSADC	Key Features
<b>General Features</b>	<ul style="list-style-type: none"> <li>• 12bit Resolution</li> <li>• 0 ~ 3.3V Input Range ( In case of 3.3V AVDD)</li> </ul>
<b>Operating Frequency</b>	<ul style="list-style-type: none"> <li>• 1MSPS / 5MHz</li> </ul>
<b>Touch Screen</b>	<ul style="list-style-type: none"> <li>• X/Y Position</li> <li>• Up/Down Wake-up</li> </ul>



Table 2.20 Real Time Clock

RTC	Key Features
<b>General Features</b>	<ul style="list-style-type: none"><li>• Sub Oscillator Included</li><li>• Clock and Calendar Function (BCD Display)<ul style="list-style-type: none"><li>- Sec/Min/Hour/Date/Day-of-Week/Month/Year</li></ul></li><li>• Leap Year Generation</li><li>• Wakeup Signal Generation from the Deep Power-down Mode</li></ul>
<b>Interrupt &amp; Round Reset</b>	<ul style="list-style-type: none"><li>• Alarm Interrupt in Normal Operation Mode</li><li>• Cyclic interrupts 1/256, 1/64, 1/16, 1/4, 1/2, 1 second interrupts</li><li>• Round-reset function 30-, 40-, 50- second</li></ul>
<b>Wakeup Function</b>	<ul style="list-style-type: none"><li>• Dedicated Wake-up Port</li></ul>



### 3 PIN Description

#### 3.1 TCC8801 Pin Description

**Table 3.1 Power/Ground Information**

Group	# of Balls	Ball#	MIN(V)	TYP(V)	MAX(V)	Description
PWRCOREA	35	P17, P15, N15, N12, N11, N10, N9, P12, P11, P10, R17, R15, R14, R12, M17, M16, M15, M14, M13, M12, M11, M10, L17, L16, L13, V14, U17, U14, T17, T16, T15, T14, Y13, W12, W13	1.14	1.20	1.26	Digital Internal Core Power A
PWRCOREB	9	P13, R13, V13, V12, V11, T12, T13, U13, U12	1.14	1.20	1.26	Digital Internal Core Power B
GNDCOREAB	35	K11, K12, K13, J13, J14, J15, L11, L12, L14, L15, N13, N18, N14, N16, N17, P14, P16, R10, R11, R16, T10, T11, U15, U16, AA15, V10, V15, V16, V17, AB16, AB15, AB10, W15, U10, U11	-	-	-	Internal Core Ground (include DDR Ground)
PWRGPA	1	L9				GPIOA Group I/O Power
PWRGPB	2	M9, M8				GPIOB Group I/O Power
PWRGPC	2	V9, U9				GPIOC Group I/O Power
PWRGPD	1	J9	1.71	1.8	1.89	GPIOD Group I/O Power
PWRGPDH	1	J10	2.38	2.5	2.62	GPIODH Group I/O Power
PWRGPE	1	W8	3.14	3.3	3.46	GPIOE Group I/O Power
PWRGPF	1	M7				GPIOF Group I/O Power
PWRGPG	2	U8, U7				GPIOG Group I/O Power
PWRETC	1	K22				ETC Group I/O Power
GNDGPA	1	J8	-	-	-	GPIOA Group I/O Ground
GNDGPB	2	K8, J7	-	-	-	GPIOB Group I/O Ground
GNDGPC	2	N7, P8	-	-	-	GPIOC Group I/O Ground
GNDGPD	1	K9	-	-	-	GPIOD Group I/O Ground
GNDGPDH	1	K10	-	-	-	GPIODH Group I/O Ground
GNDGPE	1	P9	-	-	-	GPIOE Group I/O Ground
GNDGPF	1	N8	-	-	-	GPIOF Group I/O Ground
GNDGPG	2	T8, R9	-	-	-	GPIOG Group I/O Ground
GNDETC	2	AA17	-	-	-	ETC Group I/O Ground
PWRMEMQ	9	AA13, AA14, AB13, AB14, Y14, Y15, Y16, W14, W16	1.2		1.8	DDR/mDDR I/O Power
PWRMEMZQ	1	W9				DDR ZQ Calibration Power
PWRMEMCKE	1	Y12				DDR CKE Power
GNDMEMZQ	1	T9	-	-	-	DDR ZQ Calibration Ground
GNDMEMCKE	1	AC13	-	-	-	DDR CKE Ground
PWRHDMIOSC	1	H12	3.14	3.3	3.46	HDMI OSC Power
PWRHDMI2A	1	F13	1.14	1.20	1.26	HDMI Power
PWRHDMIPLL	1	G12	1.14	1.20	1.26	HDMI PLL Power
GNDHDMIOSC	1	L10	-	-	-	HDMI OSC Ground
GNDHDMI2A	2	H13, G13	-	-	-	HDMI Ground
PWRMIPILL		F16	1.14	1.20	1.26	MIPI PLL Power
PWRMIPH8D		J17	1.71	1.8	1.89	MIPI 1.8 Power
PWRMIP12D	5	H16, K16, K14, J16, K15	1.14	1.20	1.26	MIPI 1.2 Power
GNDMIP1	5	H14, G14, G15, G16, H15	-	-	-	MIPI Ground
PWROSC	1	J23	1.71	1.8	1.89	Oscillator Power
GNDOSC		N21	-	-	-	Oscillator Ground
PWRPLL0	1	M21	1.14	1.20	1.26	PLL0/4/5 Power (High freq PLL)
PWRPLL1	1	L20	1.14	1.20	1.26	PLL1/2/3 Power (Low freq PLL)
GNDPLL	2	P20, P19	-	-	-	PLL Ground
PWRRTC	1	M23	1.5	3.0	3.3	RTC Core & I/O Power
PWRADC	1	H17	2.7	3.3	3.6	ADC Power
ADC VREF	1	G26	2.7	3.3	3.6	ADC Reference Voltage
GNDADC	2	M18, N19	-	-	-	ADC Ground
PWRDDAC	1	W20	2.7	3.0	3.3	DAC Digital Power
PWRADAC	1	V18	2.7	3.0	3.3	DAC Analog Power
GNDDDAC	1	Y17	-	-	-	DAC Digital Ground
GNDADAC	1	U19	-	-	-	DAC Analog Ground
PWRLVDS33A	1	F19	2.7	3.3	3.6	LVDS 3.3V Power
PWRLVDS12A	1	G17	1.14	1.20	1.26	LVDS 1.2V Power
GNDLVDS33A	2	P18, K20	-	-	-	LVDS 3.3V Ground
GNDLVDS12A	1	N20	-	-	-	LVDS 1.2V Ground
PWRSATA0	1	Y23	1.14	1.20	1.26	SATA0 Digital Power
PWRSATA0T	1	U22	1.14	1.20	1.26	SATA0 Tx Driver Power
PWRSATA0A	1	Y21	1.14	1.20	1.26	SATA0 Analog Power
PWRSATA0HA	1	T22	2.38 3.14	2.5 3.3	2.62 3.46	SATA0 High Voltage Analog Power
PWRSATA1	1	W23	1.14	1.20	1.26	SATA1 Digital Power
PWRSATA1T	1	U21	1.14	1.20	1.26	SATA1 Tx Driver Power
PWRSATA1A	1	W21	1.14	1.20	1.26	SATA1 Analog Power
PWRSATA1HA	1	V20	2.38 3.14	2.5 3.3	2.62 3.46	SATA1 High Voltage Analog Power

GNDSATA0	2	U18, T21	-	-	-	SATA0 Ground
GNDSATA1	2	W17, U20	-	-	-	SATA1 Ground
PWRUSB11H33A	1	V19	2.7	3.3	3.6	USB1.1H Power
GNDUSB11H33A	1	AA16				USB1.1H Ground
PWROTG12D	1	M22	1.14	1.20	1.26	USB2.0 OTG Digital Power
PWROTG33A	1	M19	2.7	3.3	3.6	USB2.0 OTG Analog Power
GNDOTG12D	2	T19, R19				USB2.0 OTG Digital Ground
GNDOTG33A	2	T20, R20				USB2.0 OTG Analog Ground
PWRUSB20H12D	1	P21	1.14	1.20	1.26	USB2.0 Host Digital Power
PWRUSB20H33A	1	M20	2.7	3.3	3.6	USB2.0 Host Analog Power
GNDUSB20H12D	1	R21	-	-	-	USB2.0 Host Digital Ground
GNDUSB20H33A	2	T18, R18	-	-	-	USB2.0 Host Analog Ground

Table 3.2 GPIOA(PWRGPA) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0	FUNC1	FUNC2	FUNC3	FUNC4	FUNC5	FUNC6
GPIOA[0]	A13	B	IU	GPIOA[0]	SCL(0)					
GPIOA[1]	B11	B	IU	GPIOA[1]	SDA(0)					
GPIOA[2]	B10	B	IU	GPIOA[2]	CLKOUT[0]					
GPIOA[3]	B7	B	IU	GPIOA[3]	CLKOUT[1]					
GPIOA[4]	A11	B	IU	GPIOA[4]	UTM1_VBUS	TCO[0]	PDM[0]			EDIXA[18]
GPIOA[5]	B12	B	IU	GPIOA[5]	REM_IRDI	TCO[1]	PDM[1]			
GPIOA[6]	C12	B	IU	GPIOA[6]		TCO[2]	PDM[2]			EDI_XA[19]
GPIOA[7]	E9	B	IU	GPIOA[7]	SCL(1)	TCO[3]	PDM[3]			
GPIOA[8]	B13	B	IU	GPIOA[8]	SDA(1)					
GPIOA[9]	D10	B	IU	GPIOA[9]	UT_TXD(1)		SD_POW[0]			
GPIOA[10]	D16	B	IU	GPIOA[10]	UT_RXD(1)	CD_BCLI	SD_POW[1]			
GPIOA[11]	D9	B	IU	GPIOA[11]	UT_CTS(1)	CD_LRCKI	SD_POW[2]			
GPIOA[12]	C13	B	IU	GPIOA[12]	UT_RTX(1)	CD_DI	SD_POW[3]			
GPIOA[13]	F22	B	IU	GPIOA[13]	EXTCLKI					
GPIOA[14]	E10	B	IU	GPIOA[14]		TCO[4]	PCIE_WAKE			
GPIOA[15]	F9	B	IU	GPIOA[15]	UTM_VBUS	TCO[5]				

Table 3.3 GPIOB(PWRGPB) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0	FUNC1	FUNC2	FUNC3	FUNC4	FUNC5	FUNC6
GPIOB[0]	K4	B	IU	GPIOB[0]	EDI_XD[0]	SD_D(5)[0]	MS_D(5)[0]			
GPIOB[1]	J4	B	IU	GPIOB[1]	EDI_XD[1]	SD_D(5)[1]	MS_D(5)[1]			
GPIOB[2]	B4	B	IU	GPIOB[2]	EDI_XD[2]	SD_D(5)[2]	MS_D(5)[2]			
GPIOB[3]	G4	B	IU	GPIOB[3]	EDI_XD[3]	SD_D(5)[3]	MS_D(5)[3]			
GPIOB[4]	A4	B	IU	GPIOB[4]	EDI_XD[4]	SD_D(5)[4]	MS_D(5)[4]			
GPIOB[5]	K5	B	IU	GPIOB[5]	EDI_XD[5]	SD_D(5)[5]	MS_D(5)[5]			
GPIOB[6]	F4	B	IU	GPIOB[6]	EDI_XD[6]	SD_D(5)[6]	MS_D(5)[6]			
GPIOB[7]	J5	B	IU	GPIOB[7]	EDI_XD[7]	SD_D(5)[7]	MS_D(5)[7]			
GPIOB[8]	J6	B	IU	GPIOB[8]	EDI_XD[8]			SFRM(1)		
GPIOB[9]	K6	B	IU	GPIOB[9]	EDI_XD[9]			SCLK(1)		
GPIOB[10]	G5	B	IU	GPIOB[10]	EDI_XD[10]			SDI(1)		
GPIOB[11]	K7	B	IU	GPIOB[11]	EDI_XD[11]			SDO(1)		
GPIOB[12]	D7	B	IU	GPIOB[12]	EDI_XD[12]	SD_CMD(5)	MS_BS(5)			
GPIOB[13]	G6	B	IU	GPIOB[13]	EDI_XD[13]	SD_CLK(5)	MS_SCLK(5)			
GPIOB[14]	B5	B	IU	GPIOB[14]	EDI_XD[14]					
GPIOB[15]	C5	B	IU	GPIOB[15]	EDI_XD[15]					
GPIOB[16]	A5	B	IU	GPIOB[16]	EDI_WEN[0]					EDI_RDY[2]
GPIOB[17]	D6	B	IU	GPIOB[17]	EDI_WEN[1]			SFRM(0)		
GPIOB[18]	F6	B	IU	GPIOB[18]	EDI_OEN[0]					EDI_RDY[3]
GPIOB[19]	C6	B	IU	GPIOB[19]	EDI_OEN[1]			SCLK(0)		
GPIOB[20]	A7	B	IU	GPIOB[20]	EDI_XA[0]					
GPIOB[21]	B6	B	IU	GPIOB[21]	EDI_XA[1]	SD_D(6)[4]	MS_D(6)[4]			
GPIOB[22]	C7	B	IU	GPIOB[22]	EDI_XA[2]	SD_D(6)[5]	MS_D(6)[5]			
GPIOB[23]	A10	B	IU	GPIOB[23]	EDI_CSN[0]	SD_D(6)[6]	MS_D(6)[6]			
GPIOB[24]	E7	B	IU	GPIOB[24]	EDI_CSN[1]	SD_D(6)[7]	MS_D(6)[7]			
GPIOB[25]	A8	B	IU	GPIOB[25]	EDI_CSN[2]	SD_D(6)[0]	MS_D(6)[0]			
GPIOB[26]	F7	B	IU	GPIOB[26]	EDI_CSN[3]	SD_D(6)[1]	MS_D(6)[1]			
GPIOB[27]	B8	B	IU	GPIOB[27]	EDI_CSN[4]	SD_D(6)[2]	MS_D(6)[2]			EDIXA[17]
GPIOB[28]	G7	B	IU	GPIOB[28]	EDI_RDY[0]	SD_D(6)[3]	MS_D(6)[3]			
GPIOB[29]	C9	B	IU	GPIOB[29]	EDI_RDY[1]	SD_CMD(6)	MS_BS(6)			
GPIOB[30]	B9	B	IU	GPIOB[30]	EDI_CSN[5]	SD_CLK(6)	MS_SCLK(6)	SDI(0)		EDIXA[16]
GPIOB[31]	C10	B	IU	GPIOB[31]	EDI_CSN[6]			SDO(0)		EDIXA[15]

Table 3.4 GPIOC(PWRGPC) Group I/O Pin Description

NAME	BALL	I/O <sup>11</sup>	INIT <sup>12</sup>	FUNC0	FUNC1	FUNC2	FUNC3	FUNC4	FUNC5	FUNC6
GPIOC[0]	Y3	B	IU	GPIOC[0]	LCD0_XD[0]	L0_LPX[0]			L1_LPX[0]	HPXD[0]
GPIOC[1]	AA2	B	IU	GPIOC[1]	LCD0_XD[1]	L0_LPX[1]			L1_LPX[1]	HPXD[1]
GPIOC[2]	U4	B	IU	GPIOC[2]	LCD0_XD[2]	L0_LPX[2]			L1_LPX[2]	HPXD[2]
GPIOC[3]	AC2	B	IU	GPIOC[3]	LCD0_XD[3]	L0_LPX[3]			L1_LPX[3]	HPXD[3]
GPIOC[4]	Y2	B	IU	GPIOC[4]	LCD0_XD[4]	L0_LPX[4]			L1_LPX[4]	HPXD[4]
GPIOC[5]	R8	B	IU	GPIOC[5]	LCD0_XD[5]	L0_LPX[5]			L1_LPX[5]	HPXD[5]
GPIOC[6]	T5	B	IU	GPIOC[6]	LCD0_XD[6]	L0_LPX[6]			L1_LPX[6]	HPXD[6]
GPIOC[7]	W3	B	IU	GPIOC[7]	LCD0_XD[7]	L0_LPX[7]			L1_LPX[7]	HPXD[7]
GPIOC[8]	U3	B	IU	GPIOC[8]	LCD0_XD[8]	L0_LPX[8]			L1_LPX[8]	HPXD[8]
GPIOC[9]	AD2	B	IU	GPIOC[9]	LCD0_XD[9]	L0_LPX[9]			L1_LPX[9]	HPXD[9]
GPIOC[10]	AF1	B	IU	GPIOC[10]	LCD0_XD[10]	L0_LPX[10]			L1_LPX[10]	HPXD[10]
GPIOC[11]	T4	B	IU	GPIOC[11]	LCD0_XD[11]	L0_LPX[11]			L1_LPX[11]	HPXD[11]
GPIOC[12]	AD1	B	IU	GPIOC[12]	LCD0_XD[12]	L0_LPX[12]			L1_LPX[12]	HPXD[12]
GPIOC[13]	U2	B	IU	GPIOC[13]	LCD0_XD[13]	L0_LPX[13]			L1_LPX[13]	HPXD[13]
GPIOC[14]	V2	B	IU	GPIOC[14]	LCD0_XD[14]	L0_LPX[14]			L1_LPX[14]	HPXD[14]
GPIOC[15]	T3	B	IU	GPIOC[15]	LCD0_XD[15]	L0_LPX[15]			L1_LPX[15]	HPXD[15]
GPIOC[16]	W2	B	IU	GPIOC[16]	LCD0_XD[16]	L0_LPX[16]			L1_LPX[16]	HPXD[16]
GPIOC[17]	AB2	B	IU	GPIOC[17]	LCD0_XD[17]	L0_LPX[17]			L1_LPX[17]	HPXD[17]
GPIOC[18]	T2	B	IU	GPIOC[18]	LCD0_XD[18]	L0_LPX[18]			L1_LPX[18]	
GPIOC[19]	M1	B	IU	GPIOC[19]	LCD0_XD[19]	L0_LPX[19]			L1_LPX[19]	
GPIOC[20]	L1	B	IU	GPIOC[20]	LCD0_XD[20]	L0_LPX[20]			L1_LPX[20]	
GPIOC[21]	N2	B	IU	GPIOC[21]	LCD0_XD[21]	L0_LPX[21]			L1_LPX[21]	
GPIOC[22]	P7	B	IU	GPIOC[22]	LCD0_XD[22]	L0_LPX[22]			L1_LPX[22]	
GPIOC[23]	M2	B	IU	GPIOC[23]	LCD0_XD[23]	L0_LPX[23]			L1_LPX[23]	
GPIOC[24]	AC1	B	IU	GPIOC[24]	LCD0_WEN	L0_LACBIAS			L1_LACBIAS	HPWRN
GPIOC[25]	V1	B	IU	GPIOC[25]	LCD0_OEN	L0_LPXCLK			L1_LPXCLK	HPRDN
GPIOC[26]	AA1	B	IU	GPIOC[26]	LCD0_XA	L0_LHSYNC			L1_LHSYNC	HPXA
GPIOC[27]	Y1	B	IU	GPIOC[27]	LCD0_CSN[0]	L0_LVSYNC			L1_LVSYNC	HPCSN0
GPIOC[28]	U1	B	IU	GPIOC[28]	LCD0_CSN[1]	SDO(10)				HPCSN1
GPIOC[29]	H1	B	IU	GPIOC[29]		SDI(10)				
GPIOC[30]	J1	B	IU	GPIOC[30]	EXT_LVS1	SCLK(10)				
GPIOC[31]	N3	B	IU	GPIOC[31]	EXT_LVS0	SFRM(10)				

Table 3.5 GPIOD(PWRGPD/PWRGPDH) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0	FUNC1	FUNC2	FUNC3	FUNC4	FUNC5	FUNC6
GPIOD[0]	D13	B	IU	GPIOD[0]	I2S_BCLK(1)					
GPIOD[1]	F20	B	IU	GPIOD[1]	I2S_LRCK(1)					
GPIOD[2]	F23	B	IU	GPIOD[2]	I2S_MCLK(1)					
GPIOD[3]	D22	B	IU	GPIOD[3]	I2S_DAO0(1)					
GPIOD[4]	G10	B	IU	GPIOD[4]	I2S_DAI0(1)					
GPIOD[5]	G19	B	IU	GPIOD[5]	I2S_DAO1(1)	SFRM(11)				
GPIOD[6]	J20	B	IU	GPIOD[6]	I2S_DAI1(1)	SCLK(11)				
GPIOD[7]	D12	B	IU	GPIOD[7]	I2S_DAO2(1)	SDI(11)				
GPIOD[8]	E20	B	IU	GPIOD[8]	I2S_DAI2(1)	SDO(11)				
GPIOD[9]	F10	B	IU	GPIOD[9]	I2S_DAO3(1)	SFRM(6)				
GPIOD[10]	C23	B	IU	GPIOD[10]	I2S_DAI3(1)	SCLK(6)	TS_DATA(2)[7]			
GPIOD[11]	C22	B	IU	GPIOD[11]	SPDIF_TX(1)	SDI(6)	TS_DATA(2)[6]			
GPIOD[12]	C16	B	IU	GPIOD[12]	SPDIF_RX(1)	SDO(6)	TS_SYNC(2)			
GPIOD[13]	G22	B	IU	GPIOD[13]	UT_TXD(4)		TS_DATA(2)[5]	BCLK(0)		
GPIOD[14]	J12	B	IU	GPIOD[14]	UT_RXD(4)		TS_DATA(2)[4]	LRCK(0)		
GPIOD[15]	G24	B	IU	GPIOD[15]	UT_CTS(4)	SFRM(12)	TS_VALID(2)	MCLK(0)		
GPIOD[16]	E22	B	IU	GPIOD[16]	UT_RTS(4)	SCLK(12)	TS_CLK(2)	DAO0(0)		
GPIOD[17]	G23	B	IU	GPIOD[17]	UT_TXD(5)		TS_DATA(2)[3]	DAI0(0)		
GPIOD[18]	F12	B	IU	GPIOD[18]	UT_RXD(5)		TS_DATA(2)[2]	BCLK(2)		
GPIOD[19]	H11	B	IU	GPIOD[19]	UT_CTS(5)	SDI(12)	TS_DATA(2)[1]	LRCK(2)		
GPIOD[20]	J21	B	IU	GPIOD[20]	UT_RTS(5)	SDO(12)	TS_DATA(2)[0]	MCLK(2)		
GPIOD[21]	C24	B	IU	GPIOD[21]			SPDIF_TX(0)	DAO0(2)		
GPIOD[22]	E12	B	IU	GPIOD[22]		SDO(3)	SPDIF_RX(0)	DAI0(2)	SCL(3)	
GPIOD[23]	E16	B	IU	GPIOD[23]	CD_BCLKI	SDI(3)			SDA(3)	
GPIOD[24]	K21	B	IU	GPIOD[24]	CD_LRCKI	SCLK(3)			HDMI_CEC	
GPIOD[25]	D23	B	IU	GPIOD[25]	CD_DI	SFRM(3)			HDMI_HPD	

\* GPIOD[21:0] : PWRGPD

\* GPIOD[25:22] : PWRGPDH

11 I/O type. B = bi-direction, I = Input, O = Output

12 INIT column represents the corresponding I/O state while the reset signal is asserted.

OL = output low, OH = output high, O = output unknown, IU = input/pull-up, ID = input /pull-down, I = input floating



Table 3.8 GPIOG(PWRGPG) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0	FUNC1	FUNC2	FUNC3	FUNC4	FUNC5	FUNC6
GPIOG[0]	Y8	B	IU	GPIOG[0]	ET_TXD[0]	EDIXD16	SD D(2)[0]	LCD1_XD[0]	L1_LPXD[0]	MS D(2)[0]
GPIOG[1]	AH2	B	IU	GPIOG[1]	ET_TXD[1]	EDIXD17	SD D(2)[1]	LCD1_XD[1]	L1_LPXD[1]	MS D(2)[1]
GPIOG[2]	AE6	B	IU	GPIOG[2]	ET_TXD[2]	EDIXD18	SD D(2)[2]	LCD1_XD[2]	L1_LPXD[2]	MS D(2)[2]
GPIOG[3]	AB6	B	IU	GPIOG[3]	ET_TXD[3]	EDIXD19	SD D(2)[3]	LCD1_XD[3]	L1_LPXD[3]	MS D(2)[3]
GPIOG[4]	AG4	B	IU	GPIOG[4]	ET_TXEN	EDIXD20	SD D(2)[4]	LCD1_XD[4]	L1_LPXD[4]	MS D(2)[4]
GPIOG[5]	W7	B	IU	GPIOG[5]	ET_TXER	EDIXD21	SD D(2)[5]	LCD1_XD[5]	L1_LPXD[5]	MS D(2)[5]
GPIOG[6]	AF6	B	IU	GPIOG[6]	ET_TXCLK	EDIXD22	SD D(2)[6]	LCD1_XD[6]	L1_LPXD[6]	MS D(2)[6]
GPIOG[7]	Y7	B	IU	GPIOG[7]	ET_RXCLK	EDIXD23	SD D(2)[7]	LCD1_XD[7]	L1_LPXD[7]	MS D(2)[7]
GPIOG[8]	AF5	B	IU	GPIOG[8]	ETH_RXD[0]	EDIXD24	SD_CLK(2)	LCD1_XD[8]	L1_LPXD[8]	MS_CLK(2)
GPIOG[9]	AC6	B	IU	GPIOG[9]	ETH_RXD[1]	EDIXD25	SD_CMD(2)	LCD1_XD[9]	L1_LPXD[9]	MS_BUS(2)
GPIOG[10]	AF3	B	IU	GPIOG[10]	ETH_RXD[2]	EDIXD26	TS D(3)[0]	LCD1_XD[10]	L1_LPXD[10]	
GPIOG[11]	AC4	B	IU	GPIOG[11]	ETH_RXD[3]	EDIXD27	TS D(3)[1]	LCD1_XD[11]	L1_LPXD[11]	
GPIOG[12]	Y6	B	IU	GPIOG[12]	ET_RXDV	EDIXD28	TS D(3)[2]	LCD1_XD[12]	L1_LPXD[12]	
GPIOG[13]	AB5	B	IU	GPIOG[13]	ET_RXER	EDIXD29	TS D(3)[3]	LCD1_XD[13]	L1_LPXD[13]	
GPIOG[14]	W5	B	IU	GPIOG[14]	ET_COL	EDIXD30	TS D(3)[4]	LCD1_XD[14]	L1_LPXD[14]	
GPIOG[15]	W6	B	IU	GPIOG[15]	ET_CRS	EDIXD31	TS D(3)[5]	LCD1_XD[15]	L1_LPXD[15]	
GPIOG[16]	AG3	B	IU	GPIOG[16]	ET_REFCLK	EDI_CSN[7]	TS D(3)[6]	LCD1_XD[16]	L1_LPXD[16]	
GPIOG[17]	Y5	B	IU	GPIOG[17]	ET_MDC	EDI_CSN[8]	TS D(3)[7]	LCD1_XD[17]	L1_LPXD[17]	
GPIOG[18]	AB4	B	IU	GPIOG[18]	ET_MDO/I	EDI_CSN[9]	TSSVALD(3)	LCD1_XD[18]	L1_LPXD[18]	
GPIOG[19]	AG2	B	IU	GPIOG[19]	ET_GTCLK	EDI_CSN[10]	TS_CLK(3)	LCD1_XD[19]	L1_LPXD[19]	
GPIOG[20]	W4	B	IU	GPIOG[20]	ET_TXD[4]	EDI_CSN[11]	TSSYNC(3)	LCD1_XD[20]	L1_LPXD[20]	
GPIOG[21]	AF2	B	IU	GPIOG[21]	ET_TXD[5]	TRACECLK	SD D(0)[7]	LCD1_XD[21]	L1_LPXD[21]	MS D(0)[7]
GPIOG[22]	T7	B	IU	GPIOG[22]	ET_TXD[6]	TRACECTL	SD D(0)[6]	LCD1_XD[22]	L1_LPXD[22]	MS D(0)[6]
GPIOG[23]	AC3	B	IU	GPIOG[23]	ET_TXD[7]	TRACESWO	SD D(0)[5]	LCD1_XD[23]	L1_LPXD[23]	MS D(0)[5]
GPIOG[24]	AE2	B	IU	GPIOG[24]	ETH_RXD[4]	TRACEDT[0]	SD D(0)[4]	LCD1_WEN	L1_LACBIAS	MS D(0)[4]
GPIOG[25]	AD3	B	IU	GPIOG[25]	ETH_RXD[5]	TRACEDT[1]	SD D(0)[3]	LCD1_OEN	L1_LPXCLK	MS D(0)[3]
GPIOG[26]	AH1	B	IU	GPIOG[26]	ETH_RXD[6]	TRACEDT[2]	SD D(0)[2]	LCD1_XA	L1_LHSYNC	MS D(0)[2]
GPIOG[27]	Y4	B	IU	GPIOG[27]	ETH_RXD[7]	TRACEDT[3]	SD D(0)[1]	LCD1_CSN[0]	L1_LVSYNC	MS D(0)[1]
GPIOG[28]	U6	B	IU	GPIOG[28]		TRACEDT[4]	SD D(0)[0]	LCD1_CSN[1]	SDO(2)	MS D(0)[0]
GPIOG[29]	AG1	B	IU	GPIOG[29]		TRACEDT[5]	SD_CLK(0)		SDI(2)	MS_SCLK(0)
GPIOG[30]	U5	B	IU	GPIOG[30]		TRACEDT[6]	SD_CMD(0)	EXTLV[1](1)	SCLK(2)	MS_BS(0)
GPIOG[31]	AB3	B	IU	GPIOG[31]		TRACEDT[7]		EXTLV[0](1)	SFRM(2)	

Table 3.9 ADC (PWRADC) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0	FUNC1	FUNC2	FUNC3	FUNC4	FUNC5	FUNC6
AIN[0]	K23	B/AI	IU	GPIOE[24]	SCL(2)					
AIN[1]	J25	B/AI	IU	GPIOE[25]	SDA(2)					
AIN[2]	G25	B/AI	IU	GPIOE[26]		SD_CMD(7)	MS_BUS(7)			
AIN[3]	J24	B/AI	IU	GPIOE[27]		SD_CLK(7)	MS_CLK(7)			
AIN[4]	C26	B/AI	IU	GPIOE[28]		SD D(7)[0]	MS D(7)[0]			
AIN[5]	K17	B/AI	IU	GPIOE[29]		SD D(7)[1]	MS D(7)[1]			
AIN[6]	E26	B/AI	IU	GPIOE[30]		SD D(7)[2]	MS D(7)[2]			
AIN[7]	J22	B/AI	IU	GPIOE[31]		SD D(7)[3]	MS D(7)[3]			
AIN[8]	F25	AI		AIN[8]						
AIN[9]	F26	AI		AIN[9]						
AIN[10]	J28	AI		AIN[10]						
AIN[11]	K27	AI		AIN[11]						
AIN[12]	L27	AI		AIN[12]						
AIN[13]	J27	AI		AIN[13]						

Table 3.10 ETC (PWRETC) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0	FUNC1	FUNC2	FUNC3	FUNC4	FUNC5	FUNC6
BPEN	F1	I	I	Bypass En						
BM[0]	AD26	I	IU	BM[0]						
BM[1]	W25	I	IU	BM[1]						
BM[2]	Y27	I	IU	BM[2]						
BM[3]	AC27	I	IU	BM[3]						
TDO	Y26	O		TDO						
TEST	W26	I	IU	TEST						
RSTN	K25	I	IU	RSTN						
NTRST	U24	I	IU	NTRST						
TMS	U25	I	IU	TMS						
TCK	U27	I	IU	TCK						
TDI	T27	I	IU	TDI						
RTCK	T25	I	IU	BSCAN						

\* IU (Input Pull-Up)

Table 3.11 OSC (PWROSC) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0	FUNC1	FUNC2	FUNC3	FUNC4	FUNC5	FUNC6
XI	J26	I		XI						
XO	K26	O		XO						

Table 3.12 USB2.0 OTG (PWROTG33A) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0	FUNC1	FUNC2	FUNC3	FUNC4	FUNC5	FUNC6
OTG_VBUS	M27			OTG0_VBUS						
OTG_DP	L28			OTG0_DP						
OTG_DM	M28			OTG0_DM						
OTG_ID	K24			OTG0_ATEST						
OTG_REXT	M26			OTG0_TXRTUNE						

Table 3.13 USB2.0 Host (PWRUSB20H33A) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0	FUNC1	FUNC2	FUNC3	FUNC4	FUNC5	FUNC6
HST_VBUS	M24			HST_VBUS						
HST_DP	U28			HST_DP						
HST_DM	V28			HST_DM						
HST_REXT	M25			HST_TXRTUNE						

Table 3.14 USB1.1 Host (PWRUSB11H33A) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0	FUNC1	FUNC2	FUNC3	FUNC4	FUNC5	FUNC6
USB11H_DP	AH28			USB11H_DP						
USB11H_DM	AH27			USB11H_DM						

Table 3.15 RTC(PWRRTC) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0	FUNC1	FUNC2	FUNC3	FUNC4	FUNC5	FUNC6
RTC_XT1	U26	I		RTC_XT1						
RTC_XTO	R22	O		RTC_XTO						
RTC_PMWKUP	Y24	O	OH	RTC_PMWKUP						
RTC_RSTN	T26	I	IL	RTC_RSTN						

Table 3.16 HDMI OSC (PWRHDMIOSC) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0	FUNC1	FUNC2	FUNC3	FUNC4	FUNC5	FUNC6
HDMI_XI	F14			HDMI_XI						
HDMI_XO	E13			HDMI_XO						

Table 3.17 HDMI(PWRHDMI12A) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0	FUNC1	FUNC2	FUNC3	FUNC4	FUNC5	FUNC6
HDMI_TXCP	B19			HDMI_TXCP						
HDMI_TXCN	B20			HDMI_TXCN						
HDMI_TX0P	A18			HDMI_TX0P						
HDMI_TX0N	A19			HDMI_TX0N						
HDMI_TX1P	B17			HDMI_TX1P						
HDMI_TX1N	B18			HDMI_TX1N						
HDMI_TX2P	A16			HDMI_TX2P						
HDMI_TX2N	B16			HDMI_TX2N						
HDMI_REXT	F15			HDMI_REXT						

Table 3.18 DAC(PWRADAC) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0	FUNC1	FUNC2	FUNC3	FUNC4	FUNC5	FUNC6
DAC_DOUT	AG26			DAC_DOUT						
DAC_COMP	N22			DAC_COMP						
DAC_IREF	N27			DAC_IREF						
DAC_VREF	N26			DAC_VREF						



Table 3.19 MIPI (PWRMIPI) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0						
MIPI_M_D0DP	E17			MIPI_M_D0DP						
MIPI_M_D0DN	F17			MIPI_M_D0DN						
MIPI_M_D1DP	C17			MIPI_M_D1DP						
MIPI_M_D1DN	D17			MIPI_M_D1DN						
MIPI_M_D2DP	C20			MIPI_M_D2DP						
MIPI_M_D2DN	D20			MIPI_M_D2DN						
MIPI_M_D3DP	B21			MIPI_M_D3DP						
MIPI_M_D3DN	A21			MIPI_M_D3DN						
MIPI_M_CLKDP	D19			MIPI_M_CLKDP						
MIPI_M_CLKDN	C19			MIPI_M_CLKDN						
MIPI_VREG	E19			MIPI_VREG						
MIPIS_D0DP	B22			MIPIS_D0DP						
MIPIS_D0DN	A22			MIPIS_D0DN						
MIPIS_D1DP	B24			MIPIS_D1DP						
MIPIS_D1DN	B23			MIPIS_D1DN						
MIPIS_D2DP	B26			MIPIS_D2DP						
MIPIS_D2DN	B25			MIPIS_D2DN						
MIPIS_D3DP	A27			MIPIS_D3DP						
MIPIS_D3DN	B27			MIPIS_D3DN						
MIPIS_CLKDP	A25			MIPIS_CLKDP						
MIPIS_CLKDN	A24			MIPIS_CLKDN						

Table 3.20 LVDS (PWRLVDS) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0						
LVDS_TAP	H27			LVDS_TAP						
LVDS_TAN	H28			LVDS_TAN						
LVDS_TBP	F27			LVDS_TBP						
LVDS_TBN	G27			LVDS_TBN						
LVDS_TCP	E28			LVDS_TCP						
LVDS_TCN	F28			LVDS_TCN						
LVDS_TDP	D27			LVDS_TDP						
LVDS_TDN	E27			LVDS_TDN						
LVDS_TEP	C28			LVDS_TEP						
LVDS_TEN	C27			LVDS_TEN						
LVDS_TCLKP	A28			LVDS_TCLKP						
LVDS_TCLKN	B28			LVDS_TCLKN						
LVDS_ROUT	H18			LVDS_ROUT						

Table 3.21 SATA0 (PWSATA0) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0						
SATA0_TXP	Y28									
SATA0_TXN	AA28									
SATA0_RXP	AB27									
SATA0_RXN	AA27									
SATA0_CLKP	W27									
SATA0_CLKN	V27									
SATA0_REFRES	AF28									
SATA0_ATEST	N25									


Table 3.22 SATA1 (PWSATA1) Group I/O Pin Description

NAME	BALL	I/O	INIT	FUNC0						
SATA1_TXP	AC28									
SATA1_TXN	AD28									
SATA1_RXP	AE27									
SATA1_RXN	AD27									
SATA1_CLKP	AG27									
SATA1_CLKN	AG28									
SATA1_REFRES	AF27									
SATA1_ATEST	N24									

3.2 TCC8801 I/O Type

Table 3.23 TCC8801 I/O Type


TYPE	Diagram	DESCRIPTION	PAD Name
A		cmos output with controllable pull-up/down and output PAD	TDO RTCK PMWKUP
B		analog and digital mixed PAD	AIN[0]~AIN[7]
C		cmos input, bypass input and output PAD	GPIOF Group
D		cmos input with controllable pull-up/down, output, and bypass output PAD	GPIOC Group
E		schmitt trigger input with controllable pull-up/down and output PAD	GPIOA Group GPIOB Group GPIOD Group GPIOE Group GPIOG Group
F		schmitt trigger input	BPEN RSTN BM[2]~BM[0] TEST
G		Real Time Clock Oscillator	XTIN,XTOUT

<p>H</p>		<p>oscillator for XIN/XOUT</p>	<p>XIN,XOUT</p>
----------	---	--------------------------------	-----------------



4 Package Information

4.1 Dimension






Figure 4.1 TCC8801 Package Dimension

## 4.2 Ball Map

	A	B	C	D	E	F	G	H	J
1	GPIOF14	GPIOF13	GPIOF12		GPIOF11	BPEN		GPIOC29	GPIOC30
2	GPIOF18	GPIOF24	GPIOF15	GPIOF10	GPIOF9	GPIOF16	GPIOF2	GPIOF4	GPIOF11
3		GPIOF27	GPIOF26		GPIOF25	GPIOF23	GPIOF22		GPIOF21
4	GPIOB4	GPIOB2			GPIOB6	GPIOB3	GPIOB3		GPIOB1
5	GPIOB16	GPIOB14	GPIOB15		GPIOB15		GPIOB10		GPIOB7
6		GPIOB21	GPIOB19	GPIOB17		GPIOB18	GPIOB13		GPIOB8
7	GPIOB20	GPIOA3	GPIOB22	GPIOB12	GPIOB24	GPIOB26	GPIOB28		GNDGFB
8	GPIOB25	GPIOB27							GNDGFA
9		GPIOB30	GPIOB29	GPIOA11	GPIOA7	GPIOA15			PWRGPD
10	GPIOB23	GPIOA2	GPIOB31	GPIOA9	GPIOA14	GPIOD9	GPIOD4		PWRGPDH
11	GPIOA4	GPIOA11						GPIOF19	
12		GPIOA5	GPIOA6	GIOD7	GPIOD22	GPIOD18	PWRHDMIPLL	PWRHDMIOSC	GPIOD14
13	GPIOA0	GPIOA8	GPIOA12	GIOD0	HDMI_XO	PWRHDMI12A	GNDHDMI12A	GNDHDMI12A	GNDCCREAB
14						HDMI_X1	GNDMIP1	GNDMIP1	GNDCCREAB
15						HDMI_REXT	GNDMIP1	GNDMIP1	GNDCCREAB
16	HDMI_TX2P	HDMI_TX2N	GPIOD12	GPIOA10	GPIOD23	PWRMIP1PLL	GNDMIP1	PWRMIP12D	PWRMIP12D
17		HDMI_TX1P	MIPIM_D1DP	MIPIM_D1DN	MIPIM_D0DP	MIPIM_D0DN	PWRLVDS12A	PWRADC	PWRMIP18D
18	HDMI_TX0P	HDMI_TX1N						LVDS_ROUT	
19	HDMI_TX0N	HDMI_TXCP	MIPIM_CLKDN	MIPIM_CLKDP	MIP1_VREG	PWRLVDS33A	GPIOD5		GPIOD6
20		HDMI_TXCN	MIPIM_D2DP	MIPIM_D2DN	GPIOD8	GPIOD11			
21	MIPIM_D3DN	MIPIM_D3DP							GPIOD20
22	MIPIS_D0DN	MIPIS_D0DP	GPIOD11	GPIOD3	GPIOD16	GPIOA13	GPIOD13		AIN7
23		MIPIS_D1DN	GPIOD10	GPIOD25		GPIOD2	GPIOD17		PWROSC
24	MIPIS_CLKDN	MIPIS_D1DP	GPIOD21	GPIOD25		GPIOD2	GPIOD17		AIN3
25	MIPIS_CLKDP	MIPIS_D2DN				AIN8	AIN2		AIN1
26		MIPIS_D2DP	AIN4		AIN6	AIN9	ADC_VREF		XI
27	MIPIS_D3DP	MIPIS_D3DN	LVDS_TEN	LVDS_TDP	LVDS_TDN	LVDS_TBP	LVDS_TBN	LVDS_TAP	AIN3
28	LVDS_TCLKP	LVDS_TCLKN	LVDS_TEP		LVDS_TGP	LVDS_TCN		LVDS_TAN	AIN10









## 5 Electrical Specification

### 5.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
DC Supply Voltage for I/O (Various I/O power excepts for analog – ADC, DAC, PLL, USB)	$V_{DDIO}$	4.6	V
DC Supply Voltage for Internal Digital Logic (VDD_CORE)	$V_{DDI}$	1.8	V
DC Supply Voltage for Analog Part of ADC (VDD_ADC)	$V_{DDADC}$	4.6	V
DC Supply Voltage for PLL (VDD_PLL)	$V_{DDPLL}$	1.8	V
DC Supply Voltage for USB2.0 (VDD33_USB0/1)	$V_{DDUSB}$	4.6	V
DC Supply Voltage for RTC (VDD_RTC)	$V_{DDRTC}$	4.6	V
Digital Input Voltage for Input Buffer	$V_{IN}$	4.6	V
Digital Input Voltage for OTG_VBUS	$V_{OTG\_VBUS}$	6.0	V
Digital Output Voltage for Output Buffer	$V_{OUT}$	4.6	V
In/Out Current for Digital I/O	$I_{IO}$	±20	mA
Analog Input Voltage for ADC	$V_{IN\_ADC}$	0 ~ $V_{DDADC}$	V
Storage Temperature	$T_{STG}$	-55 to 150	°C

**Note:**

Absolute maximum ratings specify the values beyond which the device may be damaged permanently. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Each condition value is applied with the other values kept within the following operating conditions and functional operation under any of these conditions is not implied.

- (1) All voltages are measured with respect to VSS unless otherwise specified.
- (2)  $V_{DDI}$  must always be less than  $V_{DDIO}$
- (3) The voltage difference between analog and digital grounds must always be within 0.3V.

### 5.2 Recommended Operating Conditions

**Table 5.1 Recommended Operating Conditions**<sup>13</sup>

Parameter	Symbol	MIN	TYP	MAX	Unit
Output Load Resistance for DAC [±1% tolerance]	$R_{LOAD}$	-	37.5	-	Ω
Core (PWRCOREA/B) and PLL (PWRPLL0/1) and USB(PWRUSB20H12D/PWROTG12D) supply Voltage	$V_{DDI}$ $V_{DDPLL}$ $V_{DDUSB12}$	TBD	1.0	TBD	V
		1.05	1.1	1.15	
		1.14	1.2	1.26	
		1.23	1.3	1.37	
		1.33	1.4	1.47	
Operating Ambient Temperature [Extended]	$T_A$	-30	-	85	°C
Operating Ambient Temperature [Industrial]	$T_A$	-40	-	85	°C

<sup>13</sup> The recommended operating conditions for power/ground are described on the Power/Ground Information in the Pin Descriptions.

5.3 Recommended Operating Frequency

Table 5.2 Recommended Operating Frequency

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit
XIN Oscillator	@ 1.0V(TYP)	F <sub>XIN</sub>	12	12	12	MHz
	@ 1.1V(TYP)					
	<b>@ 1.2V(TYP)</b>					
	@ 1.3V(TYP)					
	@ 1.4V(TYP)					
	@ 1.5V(TYP)					
XTIN Oscillator	@ 1.2V(TYP)	F <sub>XTIN</sub>	32.768		32.768*128	KHz
PLL0/4/5 VCO Range	@ 1.0V(TYP)	F <sub>PLL045VCO</sub>	TBD		TBD	MHz
	@ 1.1V(TYP)		TBD		TBD	
	<b>@ 1.2V(TYP)</b>		<b>1000</b>		<b>2000</b>	
	@ 1.3V(TYP)		TBD		TBD	
	@ 1.4V(TYP)		TBD		TBD	
	@ 1.5V(TYP)		TBD		TBD	
PLL1/2/3 VCO Range	@ 1.0V(TYP)	F <sub>PLL123VCO</sub>	TBD		TBD	MHz
	@ 1.1V(TYP)		TBD		TBD	
	<b>@ 1.2V(TYP)</b>		<b>330</b>		<b>660</b>	
	@ 1.3V(TYP)		TBD		TBD	
	@ 1.4V(TYP)		TBD		TBD	
	@ 1.5V(TYP)		TBD		TBD	
Input Clock of Bus Clock Generator (1 ~ 10) <sup>14</sup> (PWRCOREA)	@ 1.0V(TYP)	F <sub>BCLKGEN</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	<b>@ 1.2V(TYP)</b>				<b>1600</b>	
	@ 1.3V(TYP)				TBD	
	@ 1.4V(TYP)				TBD	
	@ 1.5V(TYP)				TBD	
Input Clock of CPU Clock Generator <sup>15</sup> (PWRCOREA)	@ 1.0V(TYP)	F <sub>CPUGEN</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	<b>@ 1.2V(TYP)</b>				<b>1600</b>	
	@ 1.3V(TYP)				TBD	
	@ 1.4V(TYP)				TBD	
	@ 1.5V(TYP)				TBD	
Input Clock of PLL Divider (PWRCOREA)	@ 1.0V(TYP)	F <sub>PLLDIVIN</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	<b>@ 1.2V(TYP)</b>				<b>1400</b>	
	@ 1.3V(TYP)				TBD	
	@ 1.4V(TYP)				TBD	
	@ 1.5V(TYP)				TBD	
Input Clock of I/O Clock Generator <sup>16</sup> (PWRCOREA)	@ 1.0V(TYP)	F <sub>IOCLKGEN</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	<b>@ 1.2V(TYP)</b>				<b>500</b>	
	@ 1.3V(TYP)				TBD	
	@ 1.4V(TYP)				TBD	
	@ 1.5V(TYP)				TBD	
Cortex-A8 Core Clock (PWRCOREA)	@ 1.0V(TYP)	F <sub>CPU</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	<b>@ 1.2V(TYP)</b>				<b>800</b>	
	@ 1.3V(TYP)				TBD	
	@ 1.4V(TYP)				TBD	
	@ 1.5V(TYP)				TBD	
Bus Clock of DDI Bus (PWRCOREA)	@ 1.0V(TYP)	F <sub>BUS_DDI</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	<b>@ 1.2V(TYP)</b>				<b>290</b>	
	@ 1.3V(TYP)				TBD	
	@ 1.4V(TYP)				TBD	
	@ 1.5V(TYP)				TBD	
Bus Clock of Graphic Bus (PWRCOREB)	@ 1.0V(TYP)	F <sub>BUS_GRP</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	<b>@ 1.2V(TYP)</b>				<b>320</b>	

14 The related clocks are F<sub>BUS\_DDI</sub>, F<sub>BUS\_GRP</sub>, F<sub>BUS\_MEM</sub>, F<sub>BUS\_VBUS</sub>, F<sub>BUS\_VCODEC</sub>, F<sub>BUS\_SMU</sub>, F<sub>BUS\_IOB</sub>.

15 The related clock is F<sub>CPU</sub>.

16 The prefix of related clocks is F<sub>IO\_</sub>.

	@ 1.3V(TYP)			TBD	
	@ 1.4V(TYP)			TBD	
	@ 1.5V(TYP)			TBD	
Bus Clock of I/O Bus (PWRCOREA)	@ 1.0V(TYP)	F <sub>BUS_IOB</sub>		TBD	MHz
	@ 1.1V(TYP)			TBD	
	@ <b>1.2V(TYP)</b>			<b>190</b>	
	@ 1.3V(TYP)			TBD	
	@ 1.4V(TYP)			TBD	
	@ 1.5V(TYP)			TBD	
Bus Clock of High Speed I/O Bus (PWRCOREA)	@ 1.0V(TYP)	F <sub>BUS_HSIQB</sub>		TBD	MHz
	@ 1.1V(TYP)			TBD	
	@ <b>1.2V(TYP)</b>			<b>240</b>	
	@ 1.3V(TYP)			TBD	
	@ 1.4V(TYP)			TBD	
	@ 1.5V(TYP)			TBD	
Bus Clock of SMU Controller (PWRCOREA)	@ 1.0V(TYP)	F <sub>BUS_SMU</sub>		TBD	MHz
	@ 1.1V(TYP)			TBD	
	@ <b>1.2V(TYP)</b>			<b>200</b>	
	@ 1.3V(TYP)			TBD	
	@ 1.4V(TYP)			TBD	
	@ 1.5V(TYP)			TBD	
Bus Clock of Video Bus (PWRCOREB)	@ 1.0V(TYP)	F <sub>BUS_VBUS</sub>		TBD	MHz
	@ 1.1V(TYP)			TBD	
	@ <b>1.2V(TYP)</b>			<b>300</b>	
	@ 1.3V(TYP)			TBD	
	@ 1.4V(TYP)			TBD	
	@ 1.5V(TYP)			TBD	
Bus Clock of Camera Bus (PWRCOREA)	@ 1.0V(TYP)	F <sub>BUS_CAMBUS</sub>		TBD	MHz
	@ 1.1V(TYP)			TBD	
	@ <b>1.2V(TYP)</b>			<b>330</b>	
	@ 1.3V(TYP)			TBD	
	@ 1.4V(TYP)			TBD	
	@ 1.5V(TYP)			TBD	
Core Clock of Video Codec (PWRCOREB)	@ 1.0V(TYP)	F <sub>BUS_VCODEC</sub>		TBD	MHz
	@ 1.1V(TYP)			TBD	
	@ <b>1.2V(TYP)</b>			<b>290</b>	
	@ 1.3V(TYP)			TBD	
	@ 1.4V(TYP)			TBD	
	@ 1.5V(TYP)			TBD	
Bus Clock of Memory Interface (LPDDR2/DDR2/DDR3) (PWRCOREA)	@ 1.0V(TYP)	F <sub>BUS_MEM</sub>		TBD	MHz
	@ 1.1V(TYP)			TBD	
	@ <b>1.2V(TYP)</b>			<b>320</b>	
	@ 1.3V(TYP)			TBD	
	@ 1.4V(TYP)			TBD	
	@ 1.5V(TYP)			TBD	
Bus Clock of Memory Interface (LPDDR) (PWRCOREA)	@ 1.0V(TYP)	F <sub>BUS_MEM</sub>		TBD	MHz
	@ 1.1V(TYP)			TBD	
	@ <b>1.2V(TYP)</b>			<b>200</b>	
	@ 1.3V(TYP)			TBD	
	@ 1.4V(TYP)			TBD	
	@ 1.5V(TYP)			TBD	
Operating Clock of Camera Interface 0 <sup>17</sup> (PWRCOREA)	@ 1.0V(TYP)	F <sub>IO_CIF</sub>		TBD	MHz
	@ 1.1V(TYP)			TBD	
	@ <b>1.2V(TYP)</b>			<b>150</b>	
	@ 1.3V(TYP)			TBD	
	@ 1.4V(TYP)			TBD	
	@ 1.5V(TYP)			TBD	
Operating Clock of EHI <sup>17</sup> (PWRCOREA)	@ 1.0V(TYP)	F <sub>IO_EHI</sub>		TBD	MHz
	@ 1.1V(TYP)			TBD	
	@ <b>1.2V(TYP)</b>			<b>200</b>	
	@ 1.3V(TYP)			TBD	
	@ 1.4V(TYP)			TBD	
	@ 1.5V(TYP)			TBD	
Operating Clock of GPSB Controller <sup>17</sup> (PWRCOREA)	@ 1.0V(TYP)	F <sub>IO_GPSB</sub>		TBD	MHz
	@ 1.1V(TYP)			TBD	
	@ <b>1.2V(TYP)</b>			<b>160</b>	
	@ 1.3V(TYP)			TBD	
	@ 1.4V(TYP)			TBD	
	@ 1.5V(TYP)			TBD	

<sup>17</sup> The operating frequencies of external interface are not same as this. More detailed information is described on the timing characteristics of I/O interface. Refer to the corresponding timing information.

Operating Clock of Memory Stick Controller <sup>17</sup> (PWRCOREA)	@ 1.0V(TYP)	F <sub>IO_MSTICK</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	@ <b>1.2V(TYP)</b>				<b>100</b>	
	@ 1.3V(TYP)				TBD	
	@ 1.4V(TYP)				TBD	
	@ 1.5V(TYP)				TBD	
Operating Clock of SD/MMC Controller <sup>17</sup> (PWRCOREA)	@ 1.0V(TYP)	F <sub>IO_SDMMC</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	@ <b>1.2V(TYP)</b>				<b>180</b>	
	@ 1.3V(TYP)				TBD	
	@ 1.4V(TYP)				TBD	
	@ 1.5V(TYP)				TBD	
Operating Clock of UART Controller <sup>17</sup> (PWRCOREA)	@ 1.0V(TYP)	F <sub>IO_UART</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	@ <b>1.2V(TYP)</b>				<b>200</b>	
	@ 1.3V(TYP)				TBD	
	@ 1.4V(TYP)				TBD	
	@ 1.5V(TYP)				TBD	
Operating Clock of LCD Controller <sup>17</sup> (PWRCOREA)	@ 1.0V(TYP)	F <sub>IO_LCD</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	@ <b>1.2V(TYP)</b>				<b>160</b>	
	@ 1.3V(TYP)				TBD	
	@ 1.4V(TYP)				TBD	
	@ 1.5V(TYP)				TBD	
Operating Clock of PMU (PWRCOREA)	@ 1.0V(TYP)	F <sub>IO_PMU</sub>	12	12	12	MHz
	@ 1.1V(TYP)					
	@ <b>1.2V(TYP)</b>					
	@ 1.3V(TYP)					
	@ 1.4V(TYP)					
	@ 1.5V(TYP)					
Operating Clock of Timer (PWRCOREA)	@ 1.0V(TYP)	F <sub>IO_TIMER</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	@ <b>1.2V(TYP)</b>				<b>160</b>	
	@ 1.3V(TYP)				TBD	
	@ 1.4V(TYP)				TBD	
	@ 1.5V(TYP)				TBD	
Operating Clock of TSIF(Not GPSB) (PWRCOREA)	@ 1.0V(TYP)	F <sub>IO_TSIF</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	@ <b>1.2V(TYP)</b>				<b>100</b>	
	@ 1.3V(TYP)				TBD	
	@ 1.4V(TYP)				TBD	
	@ 1.5V(TYP)				TBD	
Operating Clock of SPDIF Transmitter/Receiver <sup>17</sup> (PWRCOREA)	@ 1.0V(TYP)	F <sub>IO_SPDIF</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	@ <b>1.2V(TYP)</b>				<b>100</b>	
	@ 1.3V(TYP)				TBD	
	@ 1.4V(TYP)				TBD	
	@ 1.5V(TYP)				TBD	
Operating Clock of Audio (ADMA/DAI/CDIF) <sup>17</sup> (PWRCOREA)	@ 1.0V(TYP)	F <sub>IO_AUDIO</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	@ <b>1.2V(TYP)</b>				<b>75</b>	
	@ 1.3V(TYP)				TBD	
	@ 1.4V(TYP)				TBD	
	@ 1.5V(TYP)				TBD	
Operating Clock of I2C <sup>17</sup> (PWRCOREA)	@ 1.0V(TYP)	F <sub>IO_I2C</sub>			TBD	MHz
	@ 1.1V(TYP)				TBD	
	@ <b>1.2V(TYP)</b>				<b>200</b>	
	@ 1.3V(TYP)				TBD	
	@ 1.4V(TYP)				TBD	
	@ 1.5V(TYP)				TBD	

→The maximum operating frequency can be changed without any notice until approved for mass production.

## 5.4 Electrical Characteristics for Power Supply

**Table 5.3 Peak Power Consumption**

Parameter	Power	Condition	MIN	TYP	MAX	Unit
Internal Core Power	PWRCOREA/B	@ 1.2V			TBD	mA
GPIO Power	PWRGPn, (n=A,B,C,D,E,F,G,ETC,DH)	@ 1.8V @ 2.7V @ 3.3V			TBD	mA
Memory I/O Power	PWRMEMQ, PWRMEMZQ PWRMEMCKE	@ 1.2V @ 1.5V @ 1.8V			TBD	mA
Oscillator Power (XI/XO)	PWROSC	@ 1.8V			TBD	mA
USB 1.2 Power of nanoPHY	PWROTG12D PWRUSB20H12D	@ 1.2V			TBD	mA
USB 3.3 Power of nanoPHY	PWROTG33A PWRUSB20H33A	@ 3.3V			TBD	mA
RTC Power	PWRRTC	@ 2.7V			TBD	mA

→ The rests of the power which are not described in the above table are shown in the corresponding sub-section.

→ **The value in the above table does not mean the average power.** Refer to this at the designing of the power circuit.

## 5.5 Electrical Characteristics for General I/O

**Table 5.4 DC Electrical Specification for General I/O**

Parameter	Symbol	Test Condition	MIN	TYP	MAX	Unit
High Level Input Voltage	$V_{IH}$		$0.7V_{DDIO}$		$V_{DDIO}+0.3$	V
Low Level Input Voltage	$V_{IL}$		-0.3		$0.3V_{DDIO}$	V
Hysteresis Voltage	$\Delta V$		$0.1V_{DDIO}$			V
High Level Input Current	$I_{IH}$	VIN = VDDIO, pull-down disabled	-10		10	$\mu A$
		VIN = VDDIO, pull-down enabled	TBD		TBD	$\mu A$
Low Level Input Current	$I_{IL}$	VIN = VSSIO, pull-up disabled	-10		10	$\mu A$
		VIN = VSSIO, pull-up enabled	TBD		TBD	$\mu A$
High Level Output Voltage	$V_{OH}$	IOH = -100uA	$V_{DDIO}-0.2$			V
Low Level Output Voltage	$V_{OL}$	IOL = 100uA			0.2	V
Tri-state Output Leakage Current	$I_{OZ}$	VOU = VSSIO or VDDIO	-10		10	$\mu A$
Input capacitance	$C_{IN}$	Any input and Bidirectional buffers			5	pF
Output capacitance	$C_{OUT}$	Any output buffer			5	pF
XI/XO Frequency	$F_{OSC1}$		-	12	-	MHz
XTIN/XTOUT Frequency	$F_{OSC2}$	Normal	-	32.768	-	kHz
		High Drive = Normal * 128		4194.304		

Ta = 25oC, VSS = 0.0V unless otherwise specified.

Note:

- (1) 12MHz is recommended for XI/XO frequency.
- (2) PLL Output Frequencies are determined by XI/XO frequency.

5.6 Electrical Characteristics for PLL

Table 5.5 DC Electrical Characteristics for PLL0/4/5

Parameter	Symbol	Test Condition	MIN	TYP	MAX	Unit
Power Down Current	$I_{PD}$	$V_{DDPLL} = 1.2V$			120	$\mu A$
Power Consumption	$P_{DD}$	$V_{DDPLL} = 1.2V$			2.4	mW

Ta = 25oC unless otherwise specified.

Table 5.6 AC Electrical Characteristics for PLL0/4/5

Parameter	Symbol	Test Condition	MIN	TYP	MAX	Unit
Input Frequency	$F_{in}$	$V_{DDPLL} = 1.2V$		12		MHz
VCO output frequency	$F_{vco}$	$V_{DDPLL} = 1.2V$	1000	-	2000	MHz
Output Frequency	$F_{out}$	$V_{DDPLL} = 1.2V$	32		2000	MHz
Locking Time	$T_{LT}$	$V_{DDPLL} = 1.2V$			400	Cycle

Ta = 25oC unless otherwise specified.

Table 5.7 DC Electrical Characteristics for PLL1/2/3

Parameter	Symbol	Test Condition	MIN	TYP	MAX	Unit
Power Down Current	$I_{PD}$	$V_{DDPLL} = 1.2V$			120	$\mu A$
Power Consumption	$P_{DD}$	$V_{DDPLL} = 1.2V$			1.2	mW

Ta = 25oC unless otherwise specified.

Table 5.8 AC Electrical Characteristics for PLL1/2/3

Parameter	Symbol	Test Condition	MIN	TYP	MAX	Unit
Input Frequency	$F_{in}$	$V_{DDPLL} = 1.2V$		12		MHz
VCO output frequency	$F_{vco}$	$V_{DDPLL} = 1.2V$	330	-	660	MHz
Output Frequency	$F_{out}$	$V_{DDPLL} = 1.2V$	12		660	MHz
Locking Time	$T_{LT}$	$V_{DDPLL} = 1.2V$			400	cycle

Ta = 25oC unless otherwise specified.

5.7 Electrical Characteristics for Video DAC

Table 5.9 DC Electrical Characteristics for DAC

Parameter	Symbol	Test Condition	MIN	TYP	MAX	Unit
Resolution	Bit		-	-	10	bits
Conversion Rate	$F_{CLK}$		-	-	27	MHz
Differential Non-Linearity	DNL		-	-	$\pm 1$	LSB
Integral Non-Linearity	INL		-	-	$\pm 2$	LSB
Full Scale Output Voltage	$V_O$		1.17	1.3	1.43	V
Output Load	$R_{LOAD}$	$\pm 1\%$ tolerance		37.5		$\Omega$
External Reference Voltage	$V_{REF}$		-	1.26	-	V

(VDDDAC =3.0V, VSSDAC =0V, Power Down = OFF, Top=30° C, R(IREF) =1.2k $\Omega$ , Load Resistance=37.5 $\Omega$  unless otherwise specified.)



## 5.8 Electrical Characteristics for ADC(for Touch Screen)

**Table 5.10 DC Electrical Characteristics for ADC**

Parameter	Symbol	Test Condition	MIN	TYP	MAX	Unit
Resolution	Bit		-	-	12	bits
Differential Non-Linearity	DNL	VREF=3.3V, GND=0V	-	-	±0.5	LSB
Integral Non-Linearity	INL	VREF=3.3V, GND=0V	-	-	±2	LSB
Offset Voltage	TOPOFF BOTOFF	VREF=3.3V, GND=0V	-	-	20	LSB

(Converter Specifications: VDDADC= 3.3V, VSSADC= 0V, Top=25°C, VREF=3.3V, GND=0.0V unless otherwise specified)

**Table 5.11 AC Electrical Characteristics for ADC**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Maximum conversion rate	fc	f <sub>CKIN</sub> = 5MHz	-	-	1	MSPS
Standby supply current	-	STBY = VDD	-	-	10	uA
Dynamic supply current	IVDD	f <sub>CKIN</sub> = 5MHz (without system load)	-	4	6	mA
Total harmonic distortion	THD	f <sub>CKIN</sub> = 5MHz f <sub>AIN</sub> = 100kHz	-	TBD	TBD	dB
Signal-to-noise & distortion ratio	SNDR	f <sub>CKIN</sub> = 5MHz f <sub>AIN</sub> = 100kHz	54	60	-	dB

(Converter Specifications: VDDADC =3.3V, VSSADC=0V, Top=25°C, VREF=3.3V, GND=0.0V unless otherwise specified)  
VDDIO = 3.3V±0.3V

## 5.9 Electrical Characteristics for HDMI PHY

**Table 5.12 DC Electrical Characteristics for HDMI PHY**

Parameter	Symbol	Test Condition	MIN	TYP	MAX	Unit
Normal Mode Operating Power	P <sub>CC</sub>	Internal Video PLL ON Internal Video PLL OFF	-	TBD TBD	-	mW
Power-Down Mode Power	P <sub>PD</sub>	-	-	TBD	-	mW

**Table 5.13 AC Electrical Characteristics for HDMI Oscillator**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
HDMI Oscillator Frequency	F <sub>R</sub>	-	-	27	-	MHz
Frequency Tolerance	F <sub>TOL</sub>		-100		100	ppm
Duty Cycle	D <sub>C</sub>		40		60	%
Jitter	J <sub>CLKI</sub>	Peak-to-Peak Jitter RMS Jitter			50 3.5	ps ps

## 5.10 Electrical Characteristics for SATA

**Table 5.14 DC Electrical Characteristics for SATA**

Parameter	Symbol	Test Condition	MIN	TYP	MAX	Unit
TX serial data output voltage	DV <sub>TX</sub>	1.5Gbps 3.0Gbps	TBD TBD		TBD TBD	mVp-p
RX serial data input voltage	DV <sub>RX</sub>	1.5Gbps 3.0Gbps	TBD TBD		TBD TBD 0	mVp-p
Dynamic Current	I <sub>DD</sub>	Normal Mode Partial Mode		TBD TBD		mW
Power Down Current	I <sub>PD</sub>	Slumber Mode		TBD		mW

All values in the above table are measured at typical condition.

**Table 5.15 AC Electrical Characteristics for SATA Oscillator**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Oscillator Frequency	F <sub>R</sub>		-	25 100		MHz
Frequency Tolerance	F <sub>TOL</sub>		TBD		TBD	ppm
Duty Cycle	D <sub>C</sub>		TBD		TBD	%
Clock Transition Time	T <sub>CLKT</sub>	Rising Falling			TBD TBD	ns
Jitter	J <sub>CLKI</sub>	Peak-to-Peak Jitter RMS Jitter			TBD TBD	ps ps

Table 5.16 AC Electrical Characteristics for SATA TX/RX

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Unit Interval	UI	1.5Gbps 3.0Gbps	-	TBD TBD		ps
TX Serial Output Rise Time (20% → 80%)	$T_{TX,RISE}$	1.5Gbps 3.0Gbps	TBD		TBD TBD	ps
TX Serial Output Fall Time (80% → 20%)	$D_C$	1.5Gbps 3.0Gbps	TBD TBD		TBD TBD	ps
TX Serial Data Output Voltage (Differential Peak-to-Peak)	$D_{VTX}$	1.5Gbps 3.0Gbps	TBD TBD		TBD TBD	mVp-p
RX Serial Data Input Voltage (Differential Peak-to-Peak)	$T_{RJ}$	1.5Gbps 3.0Gbps	TBD TBD		TBD TBD	mVp-p

5.11 Electrical Characteristics for LCD Interface

The following figure shows the timing diagram for TFT-LCD with RGB interface. All the timing parameters can be configured by LHTIME1, LHTIME2, LVTIME1 ~ 4 registers.




Figure 5.1 Timing Diagram for LCD Controller

The LHS (HSYNC), LVS (VSYNC), LBIAS (ACBIAS, Data Enable) and LPD[17:0] (PXDATA[17:0]) signals are referenced by LCK (PXCLK). Each min and max timing for the output delay are shown in the following figure.




Figure 5.2 Timing Diagram Data Output Referenced to PXCLK

Table 5.17 Timing Parameters for Each Symbol

Parameter	Symbol	Min	Max	Unit	Remark
Clock Cycle	$T_{CYCLE}$	10	-	ns	
Output Delay	$T_{OD}$	0	TBD	ns	

Table 5.18 I/O Function Name for Corresponding Signal Name

Signal Name	I/O Function Name
VSYNC	L0_LVS, L1_LVS
HSYNC	L0_LHS, L1_LHS
ACBIAS	L0_LDE, L1_LDE
PXDATA[23:0]	L0_LPD[23:0], L1_LPD[23:0]
PXCLK	L0_LCK, L1_LCK

The following figure shows the timing diagram of bus interface to CPU I/F LCD device. The reference clock is used internally and the cycle time is defined as the register value written by software.




Figure 5.3 Timing Diagram Data Output Referenced to LCDSI

Table 5.19 Timing Parameters for Each Symbols

Parameter	Symbol	Min	Max	Unit	Remark
LCLK Clock Period (LCDSI Clock)	$t_{CLK}$	TBD		ns	
RD/WE Setup Time Referenced to LCLK	$T_{rstp}$	$0 * t_{CLK}$	$7 * t_{CLK}$	ns	
RD/WE Pulse Width Referenced to LCLK	$T_{rpw}$	$1 * t_{CLK}$	$256 * t_{CLK}$	ns	
RD/WE Hold Time Referenced to LCLK	$T_{rhld}$	$0 * t_{CLK}$	$7 * t_{CLK}$	ns	

Signal Name	I/O Function Name
#CS	LCSN0, LCSN1
#RS	LXA[0]
#RD	LOEN
#WE	LWEN
Write Data[17:0]	LXD[17:0]

5.12 Electrical Characteristics for Camera Interface




Figure 5.4 Timing Diagram for Camera Interface




Figure 5.5 Timing Diagram Data Output Referenced to CCLK

Table 5.20 Timing Parameters for Each Symbol

Parameter	Symbol	Min	Max	Unit	Remark
Clock Frequency	TCK		TBD	MHz	
Setup time for CVS(CAM_VSYNC)	Tvs_su	2		ns	
Hold time for CVS(CAM_VSYNC)	Tvs_hld	2		ns	
Setup time for CHS(CAM_HSYNC)	Ths_su	2		ns	
Hold time for CHS(CAM_HSYNC)	Ths_hld	2		ns	
Setup time for CPD[7:0](CAM_DATA)	Td_su	2		ns	
Hold time for CPD[7:0](CAM_DATA)	Td_hld	2		ns	

Table 5.21 I/O Function Name for Corresponding Signal Name

Signal Name	I/O Function Name
CCLK	CCKI
CAM_VSYNC	CVS
CAM_HSYNC	CHS
CAM_DATA[7:0]	CPD[7:0]

### 5.13 Electrical Characteristics for External Host Interface (EHI)

The EHI has two clock inputs; one is HCLK, which is for the on-chip system bus, the other is ECLK, which is for interface with the external host device. Therefore, interface timing with the external host is only related with ECLK.




Figure 5.6 EHI Timing Diagram

Symbol	Description	Min.	Max.	Unit
$T_{wlv}$	Write low width	$2TP^{18}$	-	ns
$T_{whw}$	Write high width	$3TP$	-	ns
$T_{rlw}$	Read low width	$4TP$	-	ns
$T_{rhw}$	Read high width	$3TP$	-	ns
$T_{ds}$	Data setup time	10	-	ns
$T_{wdh}$	Write data hold	5	25ns	ns
$T_{dd}$	Data delay time	-	$3TP + 10ns$	-
$T_{rdh}$	Read data hold	0	-	ns

18 TP = ECLK period (ns)

5.14 Electrical Characteristics for SD/MMC Controller

The SD/MMC host controller is designed to supports high-speed mode (SD rev.1.10, up to 50 MHz Clock) as well as default speed mode (SD rev.1.01, up to 25 MHz Clock). A user doesn't need to set differently our SD/MMC host controller for mode change between default mode and high speed mode. If you want to change mode to high-speed mode from default mode and vice versa, by using switch-function command (CMD6), the SD/MMC cards are set to such mode. The timing diagram shows the input/output timing criterion referenced to SD/MMC clock.




Figure 5.7 Timing Diagram for SD/MMC Controller

Table 5.22 Timing Parameters for Each Symbol

Parameter	Symbol	Min	Max	Unit	Remark
Clock frequency Data Transfer Mode	$f_{PP}$	0	TBD	MHz	Ccard $\leq$ 30pF
Clock low time	$t_{WL}$	7		ns	Ccard $\leq$ 30pF
Clock high time	$t_{WH}$	7		ns	Ccard $\leq$ 30pF
Clock rise time	$t_{LH}$		3	ns	Ccard $\leq$ 30pF
Clock fall time	$t_{HL}$		3	ns	Ccard $\leq$ 30pF
Input set-up time	$t_{ISU}$	6		ns	Ccard $\leq$ 30pF
Input hold time	$t_{IH}$	2.5		ns	Ccard $\leq$ 30pF
Output delay time	$t_{ODLY}$	10		ns	Ccard $\leq$ 30pF
Output hold time	$t_{OH}$	2		ns	Ccard $\leq$ 30pF

## 5.15 Electrical Characteristics for I2C Controller




Figure 5.8 Timing Diagram for I2C Controller

Table 5.23 Timing Parameters for Each Symbol

Parameter	Symbol	Min	Max	Unit	Remark
SCL clock frequency		0	400	KHz	
Hold time(repeated) START condition	$t_{STA}$	0.95	-	us	
Data hold time	$t_{HD:DAT}$	0.9	-	us	
Data setup time	$t_{SU:DAT}$	0.4	-	us	
HIGH period of the SCL clock	$t_{HIGH}$	0.96	-	us	
LOW period of the SCL clock	$t_{LOW}$	1.4	-	us	
Setup time for STOP condition	$t_{STO}$	1.0	-	us	

## 5.16 Electrical Characteristics for SPDIF Transmitter




Figure 5.9 Timing Diagram for SPDIF Transmitter

Table 5.24 Timing Parameters for Each Symbol

Parameter	Symbol	Min	Max	Unit	Remark
SPDIFclk Clock Cycle Time	$T_{clkp}$	110		ns	
SPDIFclk Data Output Time Referenced to SPDIFclk	$T_{omin}/T_{omax}$	1	10	ns	CL = 50pF

5.17 Electrical Characteristics for DAI(I2S)




Figure 5.10 Timing Diagram for DAI (receiver)

Test Conditions  
MODE = I2S, fs = 48KHz, MCLK = 256fs, BCLK = 64fs, (Polarity: DAMR[16] = '0', DAMR[3] = '0')

Table 5.25 Timing for DAI

Parameter	Symbol	Min	Typ	Max	Unit	Remark
MCLK cycle time	t <sub>MCY</sub>	19.40	81.40		ns	
BCLK cycle time	t <sub>BCY</sub>	4 * t <sub>MCY</sub>	4 * t <sub>MCY</sub>		ns	
BCLK pulse width high	t <sub>BCH</sub>	39	163		ns	
BCLK pulse width low	t <sub>BCL</sub>	38	162		ns	
MCLK to BCLK	t <sub>MB</sub>	-3	3		ns	
BCLK to LRCK	t <sub>BL</sub>	-3	3		ns	
DAI setup time to BCLK rising edge	t <sub>DIS</sub>	1	1		ns	
DAI hold time from BCLK rising edge	t <sub>DIH</sub>	1	1		ns	
DAO Output Timing Referenced to BCLK	t <sub>DOPD</sub>			1	ns	



5.18 Electrical Characteristics for Nand Flash Controller




Figure 5.11 Timing Diagram for Command Latch Enable Cycle




Figure 5.12 Timing Diagram for Single Address Latch Cycle




Figure 5.13 Timing Diagram for Linear Address Latch Cycle




Figure 5.14 Timing Diagram for Single Data Write Cycle




Figure 5.15 Timing Diagram for Linear Data Write Cycle




Figure 5.16 Timing Diagram for Single Data Read Cycle




Figure 5.17 Timing Diagram for Linear Data Read Cycle

Table 5.26 Timing Parameters for Each Symbol

Parameter	Symbol	Min	Max	Unit
Clock Period	tHCLK	6		ns
CLE Set-Up Time	tCLS	$(STP + PW) \times tHCLK + 1.0$	$(STP + PW) \times tHCLK + 2$	ns
CLE Hold Time	tCLH	$HLD \times tHCLK - 2.0$	$HLD \times tHCLK - 1.0$	ns
WEN Pulse Width	tWP	$PW \times tHCLK$	$PW \times tHCLK$	ns
WEN High Hold Time	tWH	$(STP + HLD) \times tHCLK$	$(STP + HLD) \times tHCLK$	ns
Write Cycle Time	tWC	$(STP + PW + HLD) \times tHCLK$	$(STP + PW + HLD) \times tHCLK$	ns
OEN Pulse Width	tRP	$PW \times tHCLK$	$PW \times tHCLK$	ns
OEN High Hold Time	tREH	$(STP + HLD) \times tHCLK$	$(STP + HLD) \times tHCLK$	ns
Read Cycle Time	tRC	$(STP + PW + HLD) \times tHCLK$	$(STP + PW + HLD) \times tHCLK$	ns
ALE Set-Up Time	tALS	$(STP + PW) \times tHCLK - 1.00$	$(STP + PW) \times tHCLK + 2.00$	ns
ALE Hold Time	tALH	$HLD \times tHCLK - 2.00$	$HLD \times tHCLK + 1.00$	ns
Data Set-Up Time	tDS	$(STP + PW) \times tHCLK - 7.00$	$(STP + PW) \times tHCLK - 1.00$	ns
Data Hold Time	tDH	$HLD \times tHCLK - 1.00$	$HLD \times tHCLK + 1.00$	ns
Data Set-Up Time in READ	tDSR	5.00	15.0	ns
Data Hold Time in READ	tDHR	0	0	ns

Table 5.27 I/O Function Name for Corresponding Signal Name

Signal Name	I/O Function Name
NFC_CSN	NAND_CSN0, NAND_CSN1
NFC_ALE	NAND_ALE
NFC_CLE	NAND_CLE
NFC_OEN	NAND_OEN
NFC_WEN	NAND_WEN
NFC_IO[15:0]	NANDXD[15:0]

5.19 Electrical Characteristics for UART Controller




Figure 5.18 Timing Diagram for TXD

Table 5.28 Timing Parameters for Each Symbol

Parameter	Symbol	Min	Max	Unit	Remark
Pulse duration of 1bit TXD	Ttxd_1	BRCP -15	BRCP +15	ns	3.3V
Pulse duration of nbit TXD	Ttxd_n	N x BRCP -15	N x BRCP + 15	ns	3.3V
TXD output delay time	Ttxd_d	0.5	15	ns	3.3V

- BRC : Baud-Rate Clock
- BRCP : Baud-Rate Clock Period
- CL : 71pF




Figure 5.19 Timing Diagram for RXD

Table 5.29 Timing Parameters for Each Symbol

Parameter	Symbol	Min	Max	Unit	Remark
RXD Start to Rx FiFo.	Trxdf	10.5 x BRCP	11 x BRCP	ns	3.3V

- BRC : Baud-Rate Clock
- BRCP : Baud-Rate Clock Period
- CL : 71pF




Figure 5.20 Timing Diagram for TX Operation with H/W Flow Control




Figure 5.21 Timing Diagram for nCTS Timing Diagram

Table 5.30 Timing Parameters for Each Symbol

Parameter	Symbol	Min	Max	Unit	Remark
Deasserted nCTS to Tx Start	Tdcts	-	BRCP	ns	3.3V
Deasserted nCTS to Tx Stop :to stop next transmission(setup time)	Tacts	4 x BRCP/16	-	ns	3.3V

- BRC : Baud-Rate Clock , BRCP : Baud-Rate Clock Period , CL : 71pF




Figure 5.22 Timing Diagram for RX Operation with H/W Flow Control




Figure 5.23 Timing Diagram for nRTS Timing Diagram

Table 5.31 Timing Parameters for Each Symbols

Parameter	Symbol	Min	Max	Unit	Remark
DTL (and RXD start condition) to deasserted nRTS	Tdrts	-	BRCP	ns	3.3V
ATL to asserted nRTS	Tarts	-	BRCP/16 + 8	ns	3.3V

- BRC : Baud-Rate Clock , BRCP : Baud-Rate Clock Period , CL : 71pF

5.20 Electrical Characteristics for DDR




Figure 5.24 Write Cycle Timing




Figure 5.25 Read Cycle Timing

Table 5.32 DDR Interface Timing Parameters

S.No	Parameter	Notation	Min (ns)	Max (ns)
1	Clk Period	tCK	TBD	-
2	Clk High level width	tCH	TBD	-
3	Clk Low level width	tCL	TBD	-
4	RASb output setup time with regard to (w.r.t.) clock	Ts	0.6	-
5	CASb output setup time with regard to clock	Ts	0.6	-
6	WEb output setup time with regard to clock	Ts	0.6	-
7	CKE output setup time with regard to clock	Ts	0.6	-
8	Addr output setup time with regard to clock	Ts	0.6	-
9	BA output setup time with regard to clock	Ts	0.6	-
10	RASb output hold time with regard to clock	Th	0.6	-
11	CASb output hold time with regard to clock	Th	0.6	-
12	WEb output hold time with regard to clock	Th	0.6	-
13	CKE output hold time with regard to clock	Th	0.6	-
14	Addr output hold time with regard to clock	Th	0.6	-
15	BA output hold time with regard to clock	Th	0.6	-
16	DQS output pulse width	Tdpwo	TBD	-
17	DQ output setup time with regard to DQS	Ts	0.105	-
18	DQ output hold time with regard to DQS	Th	0.105	-
19	DQM output setup time with regard to DQS	Ts	0.105	-
20	DQM output hold time with regard to DQS	Th	0.105	-
21	Required input data window for reads (DQ)	Tdv_read	0.144	-
22	Required input DQS pulse width (DQS)	Tdpwi	TBD	-